

RL-TR-95-167 Final Technical Report September 1995



TECHNIQUES FOR ON-WAFER RELIABILITY TESTING FOR MMICs

TRW Space & Electronics Group
Yoshio Saito



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

19951017 112

DTIC QUALITY INSPECTED 5

Rome Laboratory
Air Force Materiel Command
Griffiss Air Force Base, New York

This report has been reviewed by the Rome Laboratory Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RL-TR-95-167 has been reviewed and is approved for publication.

APPROVED:

NANCY A. KOZIARZ Project Engineer

Manua H Kenning

FOR THE COMMANDER:

JOHN J. BART

Chief Scientist, Reliability Sciences Electromagnetics & Reliability Directorate

If your address has changed or if you wish to be removed from the Rome Laboratory mailing list, or if the addressee is no longer employed by your organization, please notify RL ($_{\rm ERDA}$) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.


REPORT DOCUMENTATION PAGE Form Approved OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to everage 1 hour per response, including the time for reviewing instructions, searching easing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503. 1. AGENCY USE ONLY (Leave Blank) 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED September 1995 Fina1 Aug 91 - Feb 94 4. TITLE AND SUBTITLE 5. FUNDING NUMBERS C - F30602-91-C-0075 TECHNIQUES FOR ON-WAFER RELIABILITY TESTING FOR MMICs PE - 62702F PR - 2338 6. AUTHOR(S) TA - 02 Yoshio Saito WU - 32 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) 8. PERFORMING ORGANIZATION REPORT NUMBER TRW Space & Electronics Group One Space Park Redondo Beach CA 90278 N/A 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING/MONITORING **AGENCY REPORT NUMBER** Rome Laboratory (ERDA) 525 Brooks Rd Griffiss AFB NY 13441-4505 RL-TR-95-167 11. SUPPLEMENTARY NOTES Rome Laboratory Project Engineer: Nancy A. Koziarz/ERDA/(315) 330-2828 12a. DISTRIBUTION/AVAILABILITY STATEMENT 12b. DISTRIBUTION CODE Approved for public release; distribution unlimited. 13, ABSTRACT (Maximum 200 words) Two Compliant Interconnected Structures (CISs) have been designed and fabricated to enable accelerated DC life tests to be performed at the wafer level. The first CIS was fabricated using Kapton polyimide, the second with borosilicate glass. Both structures are capable of providing bias to the GaAs wafers at 240°C for an extended period of time. Three inch wafers that contain process test characterization vehicles, a distribution amplifier, and three-stage amplifiers, were used to demonstrate the feasibility of the techniques. 14. SUBJECT TERMS 5. NUMBER OF PAGES Microwave monolithic integrated circuits, Direct bias contact, 6. PRICE CODE Wafer level burn-in 17. SECURITY CLASSIFICATION 18. SECURITY CLASSIFICATION OF ABSTRACT OF ABSTRACT OF ABSTRACT OF REPORT UNCLASSIFIED UNCLASSIFIED UNCLASSIFIED NSN 7540-01-280-5500 Standard Form 298 (Rev. 2 ag) Prescribed by ANSI Std. 239-18

TABLE OF CONTENTS

				rage				
1.	EXEC	UTIVE S	UMMARY	1				
	1.1 1.2 1.3	Introd Progra Summa	m Goals	1 1 1				
2.	ON-V	VAFER R	ELIABILITY STUDY	2				
	2.1	MMIC	Design and Fabrication	2				
		2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	PM, TCVs, and SECs Wafer Fabrication In-Process PM Characterization Wafer Fabrication Yield	2 2 13 13 23 23				
	2.2 COMPLIANT INTERCONNECT STRUCTURE (CIS) DESIGN AND FABRICATION							
		2.2.1 2.2.2 2.2.3 2.2.4 2.2.5	CIS Fabrication with Glass Substrate	29 29 37 44 47				
	2.3	MMIC	PACKAGING AND DC/RF CHARACTERIZATION	47				
		2.3.1 2.3.2	MMIC Packaging DC/RF Characterization	47 51				
	2.4	LIFE T	EST FIXTURE DESIGN, FABRICATION, AND ASSEMBLY	55				
		2.4.1 2.4.2	Fixture Design Fixture Fabrication	55 55				

TABLE OF CONTENTS (Continued)

				Page
	2.5	INTEGI	RATION AND TEST	56
		2.5.1 2.5.2	Verification of the Integrity of Liquid Polyimide Measurement of Resistance of Interconnect Lines of the CIS	56 60
		2.5.3		60
	2.6	COST A	ANALYSIS	60
3.	SUM	MARY		63
4.	RECC	MMEND	DATION TO FUTURE STUDY	63
5.	APPE	NDICIES		63



LIST OF ILLUSTRATIONS

Figure		Page
1	Mask Layout	3
2	Elements and Test Specifications	4
3	TCV and SEC Elements and Test Specifications	5
4	Layout of Top Metal TCV	6
5	Thin Film Resistor TCV	6
6	Ohmic Contact TCV	7
7	Gate Metal TCV	7
8	Top Metal TCV	8
9	SEC Distributed Amplifier Schematic	9
10	SEC Schematic Diagram	10
11	XBC1 Circuit Schematic Diagram	11
12	XBC1 Layout	12
13	$0.5~\mu\mathrm{m}$ MESFET Baseline Process Flow	14
14	Summary of Stabake Deltas of OWR-2 Lot	15
15	Summary of Stabake Deltas of OWR-4 Lot	16
16	MESFET Trend Chart	17
17	MESFET Trend Chart	18
18	MESFET Trend Chart	19
19	MESFET Trend Chart	20
20	MESFET Trend Chart	21
21	MESFET Trend Chart	22
22	Summary of Wafer Yield of MESFET MMICs in D1 Manufacturing Line	24
23	S-Parameters of OWR-4, On-Wafer Measurements	25
24	Summary of DC/RF Parameters of OWR-4, On-Wafer	26
25	Row and Column Designation of OWR Wafer	30
26	Preliminary MMIC Layout	31
27	CIS Identification and Reticle Numbers of SECs and TCVs	32
28	CIS Interconnect Metal Layer Design	35
29	Preliminary CIS Study - Contact Bump Layout	36

LIST OF ILLUSTRATIONS (Continued)

Figure		Page
30	SEM Microgtaphs of CIS Contact via Formation by Excimer Laser Process	38
31	CIS Manufacturing Shop Order	39
32	CIS Fabrication Process Flow Diagram	42
33	Contact Bump Thickness Mapping	45
34	Completed CIS Glass Wafer	46
35	Illustration of a Shrinking of Kapton Polyimide During Curing Process	48
36	Photograph of the Fuzz Button Contact	49
37	Conceptual Drawing of DA SEC Ceramic Package	50
38	Basic Assembly Flow for Packaged DA SEC	51
39	MMIC dc/RF Test Fixture	52
40	S-Parameters of OWR-4, Packaged SEC	53
41	Summary of DC/RF Testing Results of Packaged SECs	54
42	Assembled On-Wafer Life Test Fixture	57
43	Open View of On-Wafer Life Test Fixture	57
44	On-Wafer Life Test Fixture Installed in High-Temperature Oven	58
45	Verification of the Integrity of Polyimide at High-Temperature	59
46	Summary of Contact Resistance Measured on the CIS-GaAs Wafer	61
47	Cost Analysis of Packaged and On-Wafer Life Testing	62
48	Cost Analysis of Packaged and On-Wafer (at Top Metal) Life Testing	62

1. EXECUTIVE SUMMARY

1.1 INTRODUCTION

In the last several years, significant progress was made in development of state-of-the-art performance of GaAs MMIC in MMIC Phases 1 and 2. In addition, manufacturability of GaAs MMIC was also demonstrated. Because of this excellent progress, insertion of GaAs MMICs into a variety of DoD and NASA electronic systems such as radars, communications, electronic counter measures, and smart munitions is in progress. However, reliability of GaAs devices/MMICs still remain to be an issue, and TRW is determined to ensure mission requirements are met. In addition, sufficient quantities and reasonable manufacturing cost are also essential. In order to meet these, wafer level reliability testing technique is essential. A "good die" concept should be implemented for cost reduction of GaAs MMIC manufacturing.

TRW has undertaken an innovative approach to this program to meet the requirements of "on-wafer reliability testing of GaAs MMICs." The approach is to insert the compliant interconnect (COIN) technology to on-wafer reliability testing. We named this program, compliant interconnect structure (CIS). The uniqueness of this approach is to perform accelerated dc life test on wafer level using the CIS with a life test fixture in the high-temperature oven.

1.2 PROGRAM GOALS

- Develop a reliability testing method for MMICs at wafer level.
- Perform life tests using the developed on-wafer reliability testing methodology and correlate the reliability data between on-wafer and packaged MMICs.

1.3 SUMMARY

TRW has proved the concept of on wafer level reliability testing at elevated temperature. We designed and manufactured two types of standard evaluation circuit (SEC), and six types of technology evaluation vehicle (TCV) for on-wafer reliability testing. We successfully designed and fabricated the CIS for this program and proved that the electrical contact was made between SECs and TCVs on GaAs wafer, and dc bias on ceramic plates. With TRW's capfab funding, the life test fixture for on-wafer reliability testing was

designed and fabricated. We focused on developing a functional CIS, therefore there was no time or funds available to perform accelerated life testing.

2. ON-WAFER RELIABILITY STUDY

2.1 MMIC DESIGN AND FABRICATION

We selected the 0.5 μ m MESFET technology for this program because it is the most mature process and is supported by the following reliability test data.

2.1.1 Mask Layout

Figure 1 shows mask layout for on-wafer reliability testing. There are a total of 52 reticles on a three-inch wafer. For on-wafer and packaged SEC life test, we laid out a half wafer rotated at 180 degrees so that on-wafer life test can be performed on both sides of the wafer with one-design of CIS. A total of six alignment marks were put on for wafer-to-CIS alignment.

2.1.2 PM, TCVs, and SECs

We have had a standardized PM pattern for 0.5 μ m MESFET technology since 1985 that is being used in high-reliability wafer production. Thus, we incorporated this PM pattern into Mask design for on-wafer reliability testing (OWR). Figure 2 defines the test elements that comprise the 0.5 μ m MESFET PM, and it describes the key process parameter for each PM pattern. This PM captures all the key MESFET process steps; PM patterns are used for in-process MMIC characterization. Figure 3 defines the TCV and SEC elements and test parameters for the baseline 0.5 μ m MESFET technology. These patterns serve multiple functions. The field-effect transistor




Figure 1. Mask Layout

DEVICE	PARAMETER	MIN	MAX	UNITS	CORRELATION
ABSTR	Ab_11 Ab_21	-	10 10	Ohm Ohm	Rc OF FIC TO SIC
RSNP	Rsnp	100	200	Ohm/sq	Rsh OF n+ CHANNEL
RCTFR	Retfr	0.0001	100	Ohm	Rc OF FIC TO TFR
RSGAT	Rsgate	0.05	0.10	Ohm/sq	Rsh OF GATE METAL
RSNM	Rsnm	100	200	Ohm/sq	Rsh OF n- CHANNEL
RSNPNM	Rsnpnm	100	200	Ohm/sq	RSH OF n- and n+ IMPLANTS
RCOC	Rcoc	_	10	Ohm	Rc OF OHMIC METAL TO GaAs
RSOC	Rsoc	0.0001	0.1	Ohm/sq	Rsh OF OHMIC CONTACT REGION
RSTFR	Rstfr	80	120	Ohm/sq	Rsh OF TFR
RSFIC	Rsfic	0.02	0.07	Ohm/sq	Rsh OF FIC
RSSIC	Rssic	0.005	0.015	Ohm/sq	Rsh OF SIC
MIMCAP	BVCap08 Cap08	10 5	40 10	Volts pF	BV OF 8pf CAPACITOR MEASURED CAPACITOR VALUE OF Cap08
GSIZE	Gsize	0.01	1.0	μm	GATE LENGTH
TFRSIZE	Tfrsize	5	15	μm	WIDTH OF TFR STRIP
FICSIZE	Ficsize	5	15	μm	WIDTH OF FIC STRIP
OCSIZE	Ocsize	5	15	μm	WIDTH OF OHMIC CONTACT STRIP

Figure 2. Elements and Test Specifications

(FET)/isolation (ISO) in-process FET is used as a guide during gate formation to properly target the recess depth. The dc/RF FET pattern (LNI300P) qualifies dc/RF performance of the active devices contained on the MMIC circuits.

TCVs are designed to characterize specific reliability parameters such as electromigration of FIC, gate metal, air bridge, etc., and ohmic metal degradation. Figures 4 through 8 describe all TCVs designed for this program. As shown in Figures 3, the contact pads were made to be $150 \times 150 \ \mu m$ for easier contact with CIS.

We incorporated two types of SEC in the reticle; one is a distributed amplifier (DA) designed to operate at 1-5 GHz, and the other is a three-stage amplifier (XBC1) designed to operate at 8-15 GHz. However, because all drain pads of the three-stage amplifier were connected, the circuit exhibited a severe oscillation. Therefore, we can only use DAs for the dc life test. The DA does not oscillate because it is a low gain single stage amplifier. In one reticle, there are two XBC1s (one has enlarged pads with three drain lines connected, and another one is a normal

DEVICE	PARAMETER	MIN	MAX	UNITS	CORRELATION
FATFET	I _{dss}	0.1	5.0	mA	lds AT Vds-3V, Vg=0V
	Idmin	0.5	ا ء د	mA V	II PINCH-OFF VOLTAGE
	Vpo Npeak	-3.5 3.0E17	-1.5 3.5E17	cm-3	PEAK CONCENTRATION
	Dpeak	0.0017	1.0	μm	DEPTH OF Npeak
	Dtail Dtail	1.0	2.0	μm	DEPTH OF tail
		17.5	32.5	mA	TOTAL CURRENT
FET/ISO	I _{dss} Gm50	15	25	mS	TRANSCONDUCTANCE AT Ids = 50% Idea
	VP02	-3.0	-1.0	V	PINCH-OFF VOLTAGE AT Ids = 2% I _{dss}
	BVgsx	-10.0	-1.0	V	Vgs at Vds = 3V, Vs = 0V
	BVisol	5	40	٧	VOLTAGE ACROSS 1 µm GAP AT lisol = 20.0uA
RCOC CHAIN	Rcoc_ch	50	300	Ohm	RESISTANCE OF OHMIC METAL TO n+, 30 CONTACT
RCTFR CHAIN	Retfr_ch	100	300	Ohm	RESISTANCE OF FIC TO TFR, 30 CONTACTS
FIC-FIC-FIC	Fic1thru	1	15	Ohm	FIC ELECTROMIGRATION
	Fic2thru	1	15 15	Ohm Ohm	
	Fic3thru Fic21iso	1	200	Mohm	
	Fic23iso	i	200	Mohm	
FIC-TFR-FIC	Fic1thru	1	20	Ohm	TFR ELECTROMIGRATION
110 1111 110	Tfrthru	2	25	KOhm	
	Fic2thru	1	20 200	Ohm MOhm	
	Tfrfic1iso Tfrfic2iso	1	200	MOhm	
VIA CHAIN	Rviachout	0.1	5	Ohm	NITRIDE INTEGRITY, FIC TO TOP METAL RESISTANCE
VIA CHAIN	Rviachin	1	10	Ohm	
TM-TM-TM	Tm1thru	0.1	5	Ohm	TOP METAL ELECTROMIGRATION
	Tm2thru	1	10	Ohm	1
	Tm3thru	1	10	Ohm Mohm	
	Tm21iso Tm23iso	1	100	Mohm	

B. TCV TESTING - LN1300P - 300 μFET

TEST	PARAMETER	MIN	MAX	UNITS	CORRELATION
DC RF DELTA LIMITS	Idss Gm50 Vp02 BVgsx S-parameters MAG18 Ft IP ₃ DELTA Idss DELTA Gm50 DELTA BVgsx	51 33 -2.8 6 - 6 16 23 -	87 -1.5 - - - - - 25 10 20	mA mS V V - - dBm PERCENT PERCENT PERCENT	Ids at Vds = 3V, Vg = 0V TRANSCONDUCTANCE AT 50% PINCH-OFF POINT Vg AT Ids = 2% I _{dss} Vg AT Vs = 0V, Vd = 3.0V, Ig = 0.3mA S-PARAMETERS COLLECTED FOR DEVICE MODELING MAXIMUM AVAILABLE GAIN AT 18 GHZ UNITY GAIN BANDWIDTH THIRD ORDER INTERCEPT POINT TOTAL CURRENT TRANSCONDUCTANCE GATE-TO-SOURCE BREAKDOWN VOLTAGE

C. SEC TESTING - DISTRIBUTED AMPLIFIER

TEST	PARAMETER	LOW LIMIT	HIGH LIMIT	UNITS	CORRELATION
ON STATE OFF STATE DELTA LIMITS	Ids G RL (IN) RL (OUT) IP ₃ ISOL DELTA Ids DELTA G DELTA ISOL DELTA IP ₃	- 1 11 11 20 20 - -	98 7 - - - 20 0.5 4	mA dB dB dB dB dBm dB PERCENT dB dB dBm	TOTAL CURRENT (DC) GAIN INPUT RETURN LOSS OUTPUT RETURN LOSS THIRD ORDER INTERCEPT POINT ISOLATION TOTAL CURRENT GAIN ISOLATION THIRD ORDER INTERCEPT POINT

Figure 3. TCV and SEC Elements and Test Specifications

TM TCV

Top metal TCV with periodic airbridge

Description:

This structure is used to stress top metal line. It is a $7.0 \, \mu m$ wide and $3.32 \, mm$ long serpentine line on gallium arsenide substrate. The spacingbetween neighoring linea is 7.0 µm.

Test condition:

1) Measure $V_{85} @ I_{14} = 56 \text{ mA},$ $R_{\text{top metal}} = V_{85}/I_{14}$




Figure 4. Layout of Top Metal TCV

TFR-TCV:

Thin film resistor TCV

Description:

This structure is used to stress thin film resistor with maximum current density. It has two TFR resistors. One is 10 $\mu m~x$ 300 mm (3.3K Ω) and the other is 50 μ m x 30 μ m (67 Ω).

Test condition:

1) Measure $V_{13} @ I_{86} = 3.0 \text{ mA},$

2) Measure $V_{34} @ I_{65} = 15 \text{ mA},$ $R_{0c} = V_{65}/I_{34}$




Figure 5. Thin Film Resistor TCV

Technology Characterization Vehicle:

OC-TCV:

Ohmic Contact TCV

Description:

This structure is used to stress the ohmic contact and measure the degradation. There are 12 48 $\mu m \times 16$ μm contacts, the current path includes: 1) FIC to ohmic metal contact, 2) Ohmic contact to active layer, and 3) Active layer

Test condition:

1) Measure V_{85} @ $I_{14} = 24$ mA, $R_{oc} = V_{85}/I_{14}$




Figure 6. Ohmic Contact TCV

GATE_TCV
Gate metal TCV

Description:

This structure is used to stress gate metal line. It is a 0.5 μ m wide and 3.32 mm long serpentine line. The spacing between neighboring linea is 13.5 μ m.

Test condition:

1) Measure V_{85} @ $I_{14} = 1.0 \text{ mA}$, $R_{\text{gate}} = V_{85}/I_{14}$




Figure 7. Gate Metal TCV

AB_TCV

Top metal TCV with periodic airbridge

Description:

This structure is used to stress top metal line. It is a 7.0 μ m wide and 3.53 mm long serpentine line with periodic airbridge. The touch down on gallium substrate is 70 μ m x 7.0 μ m. The spacing between neighboring linea is 7.0 μ m.

Test condition:

1) Measure V_{85} @ $I_{14} = 56$ mA, $R_{\text{top metal-AB}} = V_{85}/I_{14}$




Figure 8. Top Metal TCV

XBC1) and four DAs (one has enlarged contact pads, and the other three are normal DAs packaged for SEC life test). The drain lines are connected for reducing a number of contact pads; one contact bumps instead of three. In the packaged XBC1 lifetest, all three drain pads are wirebonded to the same bias pin.

A schematic diagram and layout of the DA and XBC1 are shown in Figures 9, 10 and 11, 12, respectively. This circuit contains all passive and active elements which are representative of MESFET MMIC technology.

The elements on the DA are:

- FETs (225 μ m wide) 3 each
- Plated micro strip line (various width) 19 sections
- Ground vias 6 each
- Air bridges 6 each FET and capacitor
- Capacitors 2 each
- Thin film resistors 2 each
- 5 mil bonding/RF probe pads 6 each
- 5 mil internal dc probe pads 2 each.

The elements on the XBC1 are:

- MESFETs (300 μ m wide) 3 each
- MESFETs (150 μ m wide) 2 each
- MESFET (75 μ m wide) 1 each
- Plated Microstrip lines many
- Ground Vias 11 each
- Abridges 21 each
- Capacitors 15 each
- Thin Film Resistors 6 each
- Inductors each.




Figure 9. SEC Distributed Amplifier Schematic




Figure 10. SEC Schematic Diagram





Figure 11. XBC1 Circuit Schematic Diagram



2.1.3 Wafer Fabrication

Wafers were fabricated in TRW's new wafer manufacturing line (D1) with a well established base line process. We have qualified GaAs production line in Building R6 and manufactured 0.5 μ m MESFET MMICs and delivered approximately 3000 chips to classified programs in 1988-1992. In mid 1993, we qualified GaAs manufacturing line in Building D1. Wafer fabrication for this program was completed in approximately the same time frame as D1 line qualification of 0.5 μ m MESFET.

Figure 13 illustrate wafer fabrication flow diagram. Epitaxy materials were grown by MBE on a three-inch wafer with standard MESFET profile. Active devices were isolated by both mesa etch and ion implantation. Conventional 0.5 μ m gate was written by electron beam lithography (EBL).

2.1.4 In-Process PM Characterization

We have implemented a trend chart in both critical and non critical nodes during the wafer processes. Appendix-A shows PCM data at a critical node for "On-wafer reliability lot 4 (OWR-4)."

The most critical node for MMIC reliability is at top metal testing: PCMs were tested for pre and post thermal stabake at 240°C for 48 hours. The most important parameter at stabake is Idss deltas. We set a delta limit of $\Delta 6\%$. Both OWR-1 and 2 had higher delta Idss and the OWR-2 stabake result is shown in Figure 14. One half of the wafer exhibited much higher Idss deltas. We believe the cause of this high Idss delta was due to contamination of gate metals, not the fat gate.

However, we were unable to explain why one half wafer had consistently higher Idss deltas. In the past, we have experienced high delta Idss (~10-20%) due to the fat gate (Au spilling over Ti/Pt metal and causing Au diffusion into




Figure 13. 0.5 μ m MESFET Baseline Process Flow

GaAs). However, in OWR-1 and 2 case we did not observe fat gate. The OWR-4 lot resulted in excellent stabake deltas as shown in Figure 15.

Figures 16 through 21 show the trend charts of $0.5\mu m$ MESFET in process testing of PCM. Most of the parameters are within three sigma of average values. When the parameters are over the three sigma limit for seven consecutive wafers, the process is halted until the problem is resolved. A responsible engineer(s) will be assigned to investigate the anomaly. When the problem(s) are solved, In process Corrective Action Board (ICAB) will close out the

PRE/POST STABAKE TEST AT COMPLETION OF TOP METAL STABAKE AT 240°C FOR 48 HOURS
LOT NO: ORW-2
WAFER NO: 177-138
Idss. (mA)

	C2	ဗ	C4	CS	99	C7	83	හි	C10	C11	C12	C13	C14
PRE BAKE			54	56.2	60.3	63.9	59.9	59.4	58.3	57.1		2	,
POST BAKE			43.3	44	48	52.6	48	47.7	44.2	48.7			
DELTA (%)			-19.81	-21.71	-20.40	-17.68	-19.87	-19.70	-24.19	-14.71			
PRE BAKE	53.2	55.4	57.4	57.6	60.5	63.5	63.3	60.3	61.7	59.6	55.1	51.6	38.3
POST BAKE	41.7	40.3	41.6	44.4	47.6	51.1	48.7	42.6	44.7	43.7	40.7	36.7	24.3
DELTA (%)	-21.62	-27.26	-27.53	-22.92	-21.32	-19.53	-23.06	-29.35	-27.55	-26.68	-26.13	-28.88	-36.55
PRE BAKE	52.2	50.8	55.5	58.5	64.6	65	61.4	64.2	60.7	58.6	55.7	53.8	51.3
POST BAKE	44.2	37.2	39.4	42.2	47	48.1	45.2	47	43	40.7	39.9	36.7	34.6
DELTA (%)	-15.33	-26.77	-29.01	-27.86	-27.24	-26.00	-26.38	-26.79	-29.16	-30.55	-28.37	-31.78	-32.55
PRE BAKE	50.5	49.3	53.2	56.5	57.4	58.7	61.2	59.5	57.4	56.4	54.8	515	48.5
POST BAKE	29.5	28.9	33.7	37.6	38.7	40	42.9	40.7	38.1	37.3	35.6	32.2	27.7
DELTA (%)		-41.38	-36.65	-33.45	-32.58	-31.86	-29.90	-31.60	-33.62	-33.87	-35.04	-37.48	-42.89
PRE BAKE		50.1	53.3	58.1	58.9	59.5	60.1	58.7	58.3	57.7	56.4	53.7	
POST BAKE		26.4	33.4	38.9	39	40.1	40.8	39.1	38.9	37.5	36.7	32.9	
DELTA (%)		-47.31	-37.34	-33.05	-33.79	-32.61	-32.11	-33.39	-33.28	-35.01	-34.93	-38.73	
PRE BAKE			54.9	55.4	55.6	57.4	56.7	57.7	57.4	56.2			
POST BAKE			34.3	34.5	34.6	36.7	36.8	37.6	36.6	37.2			
DELTA (%)			-37.52	-37.73	-37.77	-36.06	-35.10	-34.84	-36.24	-33.81			
AVE DELTA						-31.30							

Figure 14. Summary of Stabake Deltas of OWR-2 Lot

PRE/POST STABAKE TEST AT COMPLETION OF TOP METAL STABAKE AT 240°C FOR 48 HOURS

ORW-4 206-063 LOT NO: WAFER NO: Idss (mA)

		C2	జ	C4	C5	90	C7	83	වී	C10	C11	C12	C13	C14
	PRE BAKE			54.1	60.7	63.6	9.99	66.5	69.8	69.4	68.7	33.2	?	
잂	POST BAKE			50.5	57.1	60.1	63.1	62.9	9.99	66.2	65.8	30.1		
	DELTA (%)			-6.65	-5.93	-5.50	-5.26	-5.41	-4.58	-4.61	-4.22	-9.34		
	PRE BAKE		50.7	58.7		71.6	72.9	76.5	77.1	76.2	70.6	63.4	63.6	5.7
쮼	POST BAKE		47.3	55.5		68.1	69.5	73.2	73.8	73.1	67.5	60.4	09	28
	DELTA (%)		-6.71	-5.96		-4.89	-4.66	-4.31	-4.28	-4.07	-4.39	-4.73	-5.66	13.73
	PRE BAKE	49.3	58.8	56.7	9.69	71.4	76.4	78.5	77.6	78.4	74.1	64.3	62.5	58.6
7	POST BAKE	45.8	55.7	53.5	66.3	68.3	73.2	75.3	74.3	75.3	70.5	61.1	59.3	55.3
	DELTA (%)	-7.10	-5.27	-6.17	-4.74	-4.34	-4.19	-4.08	-4.25	-3.95	-4.86	-4.98	-5.12	-5.63
	PRE BAKE	56.3	61.6	69	70.5	7.0	74.5	75.7	77.3	75	67.3	63.1	614	59.1
£	POST BAKE	52.5	57.9	65.5	67.3	8.99	71.4	72.8	74.1	71.8	64.4	09	58.2	55.6
	DELTA (%)	-6.75	-6.01	-5.07	-4.54	-4.57	-4.16	-3.83	-4.14	-4.27	-4.31	-4.91	-5.21	-5.92
	PRE BAKE	52.8	56.2	66.2	71.7	69.4	68.9	70.4	70.7	70.8	70.6	8 99	6.19	
<u>R</u>	POST BAKE	49.3	52.7	62.8	68.8	66.1	62.9	67.4	67.6	67.3	67.3	63.1	58.4	
	DELTA (%)	-6.63	-6.23	-5.14	-4.04	-4.76	-4.35	-4.26	-4.38	-4.94	-4.67	-5.54	-5.65	
	PRE BAKE			61.8	65.8	65.1	63.6	66.4	66.7	66.2	6.99	61.2		
H7	POST BAKE			58.3	62.3	61.6	60.3	63.3	63.6	63	63.6	57		
	DELTA (%)			-5.66	-5.32	-5.38	-5.19	-4.67	-4.65	-4.83	-4.93	-6.86		
	AVERAGE						-4.83 %	%						

Figure 15. Summary of Stabake Deltas of OWR-4 Lot

MESFET TREND CHART




Figure 16. MESFET Trend Chart




Figure 17. MESFET Trend Chart






Figure 18. MESFET Trend Chart




Figure 19. MESFET Trend Chart

MESFET Trend Chart




Figure 20. MESFET Trend Chart






Figure 21. MESFET Trend Chart

action item. If the parameter exceeds the limit on one isolated case, the process will continue, however explanation is required to the ICAB for being out of specification.

2.1.5 Wafer Fabrication Yield

TRW's new GaAs manufacturing line has been in operational since 1988; and full production of MESFET, low noise HEMT, high linearity HEMT, Power HEMT, microwave HBT and digital HBT, etc., all started in 1991. Qualification of GaAs manufacturing line was initiated in early 1992. The wafer processing (OWR-1 and 2) for "Techniques for on-wafer reliability testing for MMICs (OWR)" was performed just before the qualification lots. For wafer fabrication yield analysis, we included all the lots fabricated from early 1992 to the first quarter of 1993; with most of MESFETs being fabricated for various programs. Figure 22 summarizes the MESFET lots fabricated in GaAs manufacturing line in D1. An average wafer yield is 75%. The earliest four lots had zero yield due to a possible metal contamination problem. The remaining 42 lots had 82% yield. Most of the wafer loss is due to wafer breakage during the backside process. A few lots described in Figure 22 had in-process problems. Overall the wafer fabrication yield improved significantly in the last two years, particularly in backside processing.

2.1.6 On-wafer RF Testing of SECs

On-wafer DC/RF evaluation of SECs was performed using HP 8510C with standard testing software for s-parameter measurements. Figure 23 shows s-parameter of one of the DAs in OWR-4, 206-067A wafer. The input and output return losses of -20.2 (specification is -11 dB) and -16.9 dB (specification is -11 dB), respectively are recorded. The Isolation was over 31 dB (specification is 20 dB). Figure 24 shows a summary of DC/RF parameters evaluated at wafer level. The small signal gain of OWR-4 lot is highly consistent compared to the previous flight production lots (gain values ranged 2.5 - 4.6 dB).

LOT No.	PRODUCT	Description	Project	Start date	Cmpl date	Started	Compltd	Line Yield	Comments
MHCTS-D27	MHCTS	MIMIC DEMO #2	MIMIC	3/24/93	5/20/93	6	6	100%	
MHCTS-D26	MHCTS	MIMIC DEMO #2	MIMIC	3/22/93	5/19/93	6	5	83%	
MHCTS-D25	MHCTS	MIMIC DEMO #2	MIMIC	3/17/93	5/18/93	6	5	83%	
MHCTS-D23	MHCTS	MiMIC DEMO #2	MIMIC	3/10/93	5/5/93	6	5	83%	
MHCTS-D24	MHCTS	MIMIC DEMO #2	MIMIC	3/15/93		6	6	100%	
MHCTS-D22	MHCTS	MIMIC DEMO #2	MIMIC	3/8/93	4/28/93	6	6	100%	· · · · · · · · · · · · · · · · · · ·
MHCTS-D21	MHCTS	MIMIC DEMO #2	MIMIC	3/3/93	4/21/93	6	5	83%	
MHCTS-D19	MHCTS	MIMIC DEMO #2	MIMIC	2/24/93	4/9/93	6	6	100%	
MHCTS-D20	MHCTS	MIMIC DEMO #2	MIMIC	3/1/93	4/9/93	6	4	67%	
MHCTS-D18	MHCTS	MIMIC DEMO #2	MIMIC	1/27/93	4/7/93	6	6	100%	
MHCTS-34	MHCTS	QUAL BACKUP	PM&P	11/5/92	3/24/93	6	6	100%	
MHCTS-36	MHCTS	BACKUP QUAL	PM&P	12/16/92	3/24/93	6	6	100%	
MHCTS-30	MHCTS	QUAL BACKUP	PM&P	10/20/92	3/10/93	6	5	83%	
OWR-4	OWR	DA QUAL	PM&P	7/22/92	12/7/92	6	6	100%	
OWR-5	OWR	RELIAB. EVAL	PM&P	8/12/92	11/25/92	5	4	80%	
THF1-3	THF1	Brassboard	MIMIC	3/5/92	11/4/92	6	6	100%	
AMXD-3	AMXD	R6/D1 Compariso		6/10/92		4	3	75%	
PSC2-4	PSC2	R6/D1 Compariso		6/16/92	9/22/92	6	5	83%	
WCSM-3	WCSM	R6/D1 Compariso		6/30/92	9/22/92	6	5	83%	
PFS2-3	PFS2	R6/D1 Compariso		6/11/92	8/28/92	6	4	67%	
MHCTS-12	MHCTS/P		PM&P	4/22/92	7/27/92	6	5	83%	
MHCTS-13	MHCTS/P		PM&P	4/28/92	7/27/92	6	3	50%	
MHCTS-11	MHCTS/P		PM&P	4/15/92	7/22/92	6	2	33%	
MHCTS-14	MHCTS/P		PM&P	5/13/92	7/16/92	6	0		Failed BVgsx
THF1-4	THF1		MIMIC	3/13/92	7/15/92	6	5	83%	ralled bygsx
MHCTS-9	MHCTS/P		PM&P	3/11/92	7/15/92	6	4	67%	
MHCTS-10	MHCTS/P	Qualification Lot	PM&P	3/26/92	7/14/92	6	5	83%	
MHCTS-D16		Demo	MIMIC	2/13/92	4/8/92	6	4	67%	
MHCTS-D13		Demo	MIMIC	2/10/92	4/7/92	6	6	100%	
	MHCTS	Demo	MIMIC	2/17/92	4/7/92	6	4	67%	
MHCTS-D15		Demo	MIMIC	2/12/92	4/6/92	6	5	83%	
	MHCTS	Demo	MIMIC	1/23/92	3/30/92	6	5	83%	
MHCTS-D9	MHCTS	Demo	MIMIC	2/3/92	3/30/92	6	5	83%	
MHCTS-D12		Demo	MIMIC	2/6/92	3/30/92	6	5	83%	
MHCTS-D14		Demo	MIMIC	2/11/92	3/30/92	6	3		Wrong Ω thickness
MHCTS-D7	MHCTS	Demo	MIMIC	1/29/92	3/26/92	6	6	100%	Wrong 12 mickness
MHCTS-D2	MHCTS		MIMIC	1/22/92	3/24/92	6	6	100%	
MHCTS-D4	MHCTS		MIMIC	1/24/92	3/24/92	6	5	83%	
MHCTS-D5	MHCTS		MIMIC	1/27/92	3/24/92	6	6	100%	
	MHCTS		MIMIC	2/4/92	3/20/92	6	5	83%	
	MHCTS		MIMIC	1/28/92	3/17/92	6	6	100%	
MHCTS-D1	MHCTS		MIMIC	1/21/92	3/9/92	6	5	83%	
MHCTS-D11	MHCTS		MIMIC	2/5/92	2/24/92	6	0		Scrapped at SiN, low BVgsx
MHCTS-D8	MHCTS		MIMIC	1/30/92	2/19/92	6	0		
OWR-1	OWR/P	On-Wafer Reliabili		1/10/92	2113132	6	0		Baked at High Temp at PR
OWR-2	OWR/P	On-Wafer Reliabili		2/3/92		6	0		Δldss @ Stabake Δldss @ Stabake
O11112	O441 1/1	CIT-WAIGI NEIIADIII	OV VI 1	213132		0	- 0	0%	∆iuss ⊌ Stabake
Average								75.%	

Figure 22. Summary of Wafer Yield of MESFET MMICs in D1 Manufacturing Line




Figure 23. S-Parameters of OWR-4, On-Wafer Measurements

/dd=4		F=4.50					000 (:=)	
low	Column		ldss (mA)	Vg at 0.5 Id	S21 (dB)	S11(dB)	S22 (dB)	Comment
2	2	2						Short
		3						Short
		1						Short
2	3	2	113.3		4.9	-24.3	-17	
		3	119	-0.579	4.84	-24.5	-16.7	
		1	115.7	-0.56	4.86	-24	-16.9	
2	4	2	129.2	-0.63	4.79	-24	-16.7	
		3	134.9		4.73	-24	-16.7	
		1	129	-0.63	4.82	-24	-16.7	
2	5	2	133.5	-0.67	4.66	-24	-16.6	
		3	134.3		4.69	-24	-16.5	
	<u> </u>	1	128.9		4.77	-23.9	-16.5	
2	6	2		-0.67	4.67	-23.9		
	ļ	3			4.65	-23.9 -24.2	-16.5 -16.5	
		1	133	-0.655	4.72		-16.5 -16.5	
2	7	2	141.9	-0.71	4.62	-24	-16.5	
		3		-0.72	4.62	-24.1	-16.5	
	 	1	143.8	-0.72	4.64 4.52	-23.9 -24.2	-16.4	
2	8	3	146.5	-0.755 -0.755	4.52	-24.2 -24	-16.4	<u> </u>
		1	148.4 145.3	-0.733	4.61	-24	-16.4	
2	9	2	150.6		4.52	-24.1	-16.4	
	-	3			4.57	-24.1	-16.4	
		1	147.1	-0.736	4.62	-24.3	-16.3	
2	10	2			4.62	-24.5		
	· · ·	3		-0.73	4.71	-24.9		
		1	145		4.76	-24.4	-16.4	
2	11	2		-0.695	4.72	-24.2	-16.4	
	<u> </u>	3			4.85		-16.5	
		1			4.87	-24.9		
2	12	2			4.9			
		3			4.96			
		1			2.99		-15.9	
2	13	2						Short
		3		-0.56	4.35		-16.2	
		1	114.7	-0.53	5	-24.8		
	AVERAG	Œ	139.77	-0.69	4.81	-25.06	-17.05	
		ļ						
	ļ							
								

Figure 24. Summary of DC/RF Parameters of OWR-4, On-Wafer

dd=4 ow	Column	F=4.50	ldss (mA)	Vg at 0.5 ld	S21 (dB)	S11(dB)	S22 (dB)	Comment
3		2	, ,		<u></u>			Short
	<u> </u>	3						Short
		1						Short
3	2	2	111.3	-0.522	4.84	-25.3	-17.2	
		3	114.4	-0.561	4.82			· · · · · · · · · · · · · · · · · · ·
	 	1	113.3	-0.561	4.81			
3	3	2		-0.598				
		3	121.3	-0.612				·····
		1	120.1	-0.589				
	-	2		-0.653				
3	4	3	131.4	-0.681				
	-	1	131.4	-0.685				•
	5	2						
3		3						
		1	140.9	-0.75				
	6	2						
3	- 0	3						
			141.9	-0.72				
	7	2						· · · · · · · · · · · · · · · · · · ·
3		3						
		1						
	8	2			4.52			
3	- °	3						
	 	1						
3	9	2						
	 	3						
		1	155					
3	10				-			
3	10	3						
	 	1	107.8	0.00	7.79		1	
	11	2	150.8	-0.78	4.69	-28.3	-17.5	1
3	 	3						
		1					 	
3	12							
	'-	3						
	+	1						
3	13	-						1
	13	3		1				
	 	1				 		
	14				T			
3	14	3						
	 	1						
	AVEDAC	<u> </u>						+
	AVERAC	7	139.78	-0.71	4.00	, -21.33	17.55	

Figure 24. Summary of DC/RF Parameters of OWR-4, On-Wafer (Continued)

dd=4	Column	F=4.5G		Vg at 0.5 ld	S21 (dB)	S11(dB)	S22 (dB)	Comment
4		2	-					
		3						
		1	113.9					
4	3	2	122.1	-0.602		-		
	l – –	3			4.61			
		1					-16.9	
4	4	2	133.4			-	-16.9	
		3	132.2			,		
		1	134.5				-16.8	
4	5	2	134.2		1			
		3	135.5					
		1	139.1	-0.734				
4	6	2	140.3					
		3	139.8					
		1	142.6					
4	7	2	143.3					
		3	143.9	-0.782	4.18			
		1	149.7	-0.8	4.12			
4	8	2	148.9	-0.84	4.14	-26.3	-16.8	
		3	150.1	-0.837	4.13	-26.4	-16.7	
		1	152.8	-0.836	4.16	-26.3		
4	9	2	148.3	-0.786	4.27	-26.1	-16.7	
		3						Short
		1						Short
4	10	2	134		4.43		-16.7	
		3	139.3		4.44	· · · · · · · · · · · · · · · · · · ·	-16.7	
		1	141.6		4.41		-16.6	
4	11	2	138.4	-0.735	4.42		-16.7	
		3	139.7	-0.725	4.45		-16.8	
		1	143.6		4.4		-16.7	
4	12	2	139.7	-0.735	4.48		-16.8	
		3	136.7	-0.715	4.5		-16.8	
		1	137.9		4.51	-25.8	-16.8	
4	13	2	118.8	-0.602	4.65	-26.2	-16.8	
		3	114.4	-0.56	4.74	-25.9	-17	
VED4.	<u></u>	1	115.4	-0.569	4.75		-16.9	
VERAC	ᅓ		134.43	-0.71	4.44	-26.32	-16.84	
					,			

Figure 24. Summary of DC/RF Parameters of OWR-4, On-Wafer (Continued)


2.2 COMPLIANT INTERCONNECT STRUCTURE (CIS) DESIGN AND FABRICATION

2.2.1 CIS Design

The CIS was designed based on the MMIC mask layout. In accordance with the SOW, we designed the CIS on half a wafer to correlate between on-wafer and packaged MMIC reliability characteristics. There are 34 reticles per half wafer as shown in Figure 25. However due to limitation on the number of bias lines, (physical constraint to 100 dc bias lines per wafer because of ceramic connectors per life test fixture) we selected a total of 12 reticles for the dc bias life test. For statistical consideration, reticles were picked evenly throughout a half wafer as shown in Figure 26. Each reticle consists of two types of SECs: four distributed amplifiers (one is designed for on-wafer life testing and three for packaged SEC life test), two three-stage amplifiers (one is designed for on-wafer life testing); and six types of TCVs: one-air bridge metal, one-top metal, one-gate metal, one-ohmic contact, two-thin film resistors, and one-via-tovia. Figure 27 depicts CIS contact ID number and SEC/TCVs. Due to a limited number of contact lines, backside via TCV is inserted only into reticle B1, B2 and C1, C2 replacing top metal and gate metal. Other TCVs are in all reticles. For simpler fabrication process, we designed the CIS using a single layer interconnect, however, the bias line layout was complicated as shown in Figure 28.

2.2.2 Preliminary CIS Fabrication Using Kapton Polyimide

TRW's approach for on-wafer reliability testing technique was to use COIN technology. For this program it was renamed, Compliant Interconnect Structure (CIS). Our approach is to build inter connect layer deposit on Kapton polyimide (KAPTON Type VN Film made by Dupont), coat liquid polyimide (Dupont PI 2611), open the via hole by dry etch, then plate the contact bumps. Preliminary work on the CIS process development was performed using 3.5 mil thick Kapton polyimide. The layout for the preliminary CIS process development is shown in Figure 29.



Note: SECs and TCVs in shaded area are not tested because they are too close to the edge.

Figure 25. Row and Column Designation of OWR Wafer




Figure 26. Preliminary MMIC Layout

CIS contact ID No.	Reticle No.	SEC/TCV ID.
A 1	A 1 - 1	DA-G
A 2	A1-2	DA-D
A 3	A 1 - 3	XBC1-D
A 4	A1-4	XBC1-G
A 5	A 1 - 5	Air bridge-hot
A 6	A1-6	TM-hot
A 7	A1-7	Gate metal-hot
A 8	A 1 - 8	Ohmic metal-hot
A 9	A1-9	TFR-1
A 1 0	A1-10	TFR-2
A 1 1	A 2 - 1	DA-G
A 1 2	A 2 - 2	DA-D
A 1 3	A 2 - 3	XBC1-G
A 1 4	A 2 - 4	XBC1-D
A 1 5	A 2 - 5	Air bridge-hot
A 1 6	A 2 - 6	TM-hot
A17	A2-7	Gate metal-hot
A 1 8	A 2 - 8	Ohmic metal-hot
A19	A2-9	TFR-1
A20	A 2 - 10	TFR-2
B1	B1-1	DA-G
B2	B1-2	DA-D
B3	B1-3	XBC1-G
B4	B1-4	XBC1-D
B5	B1-5	Air bridge-hot
B6	B1-6	Via-hot
B7	B1-7	Via-ground
B8	B1-8	Ohmic metal-hot
B9	B1-9	TFR-1
B10	B1-10	TFR-2
B11	B2-1	DA-G
B12	B2-2	DA-D
B13	B2-3	XBC1-G
B 1 4	B2-4	XBC1-D
B15	B2-5	Air bridge-hot
B16	B2-6	Via-hot
B17	B2-7	Via-ground
B18	B2-8	Ohmic metal-hot
B19	B2-9	TFR-1
B20	B2-10	TFR-2

Figure 27. CIS Identification and Reticle Numbers for SECs and TCVs

CIS contact ID No.	Reticle No.	SEC/TCV ID.
C1	C1-1	DA-G
C2	C1-2	DA-D
C3	C1-3	XBC1-G
C4	C1-4	XBC1-D
C5	C1-5	Air bridge-hot
C6	C1-6	Via-hot
C7	C1-7	Via-ground
C8	C1-8	Ohmic metal-hot
C9	C1-9	TFR-1
C10	C1-10	TFR-2
C11	C2-1	DA-G
C12	C2-2	DA-D
C13	C2-3	XBC1-G
C13	C2-4	XBC1-D
C15	C2-5	Air bridge-hot
C16	C2-6	Via-hot
C17	C2-7	Via-ground
C18	C2-8	Ohmic metal-hot
C18	C2-9	TFR-1
C20	C2-10	TFR-2
C20	C2-10	1111 2
D1	D1-1	DA-G
D2	D1-2	DA-D
D3	D1-3	XBC1-G
D4	D1-4	XBC1-D
D5	D1-5	Air bridge-hot
D6	D1-6	TM-hot
D7	D1-7	Gate metal-hot
D8	D1-8	Ohmic metal-hot
D9	D1-9	TFR-1
D10	D1-10	TFR-2
D11	D2-1	DA-G
D12	D2-2	DA-D
D13	D2-3	XBC1-G
D14	D2-4	XBC1-D
D15	D2-5	Air bridge-hot
D16	D2-6	TM-hot
D17	D2-7	Gate metal-hot
D18	D2-8	Ohmic metal-hot
D19	D2-9	TFR-1
D20	D2-10	TFR-2
= = •		

Figure 27. CIS Identification and Reticle Numbers for SECs and TCVs (Continued)

CIS contact ID No.	Reticle No.	SEC/TCV ID.
E1	E1-1	DA-G
E2	E1-2	DA-D
E3	E1-3	XBC1-G
E4	E1-4	XBC1-D
E5	E1-5	Air bridge-hot
E6	E1-6	TM-hot
E7	E1-7	Gate metal-hot
E8	E1-8	Ohmic metal-hot
E9	E1-9	TFR-1
E10	E1-10	TFR-2
E11	E2-1	DA-G
E12	E2-2	DA-D
E13	E2-3	XBC1-G
E14	E2-4	XBC1-D
E15	E2-5	Air bridge-hot
E16	E2-6	TM-hot
E17	E2-7	Gate metal-hot
E18	E2-8	Ohmic metal-hot
E19	E2-9	TFR-1
E20	E2-10	TFR-2
F1	F1-1	DA-G
F2	F1-2	DA-D
F3	E1 2	XBC1-G
	F1-3	
F4	F1-3 F1-4	XBC1-D
		XBC1-D Air bridge-hot
F4 F5 F6	F1-4 F1-5 F1-6	XBC1-D Air bridge-hot TM-hot
F4 F5 F6 F7	F1-4 F1-5 F1-6 F1-7	XBC1-D Air bridge-hot TM-hot Gate metal-hot
F4 F5 F6 F7 F8	F1-4 F1-5 F1-6 F1-7 F1-8	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot
F4 F5 F6 F7 F8 F9	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1
F4 F5 F6 F7 F8 F9	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2
F4 F5 F6 F7 F8 F9 F10	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G
F4 F5 F6 F7 F8 F9 F10 F11	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4 F2-5	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D Air bridge-hot
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4 F2-5 F2-6	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D Air bridge-hot TM-hot
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4 F2-5 F2-6 F2-7	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D Air bridge-hot TM-hot Gate metal-hot
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4 F2-5 F2-6 F2-7 F2-8	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot
F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16	F1-4 F1-5 F1-6 F1-7 F1-8 F1-9 F1-10 F2-1 F2-2 F2-3 F2-4 F2-5 F2-6 F2-7	XBC1-D Air bridge-hot TM-hot Gate metal-hot Ohmic metal-hot TFR-1 TFR-2 DA-G DA-D XBC1-G XBC1-D Air bridge-hot TM-hot Gate metal-hot

Figure 27. CIS Identification and Reticle Numbers for SECs and TCVs (Continued)




Figure 28. CIS Interconnect Metal Layer Design




Figure 29. Preliminary CIS Study - Contact Bump Layout

Because of stress created by the sputtered metals, the Kapton film curled. To alleviate this problem, we deposited metals on both sides to equalize stress. Although this method worked very well, the film curled again during the baking process while curing the liquid polyimide. The curling was not severe enough to terminate the processing. If the Kapton film could not to mount on flat carrier for coating photoresist, the further processing would have to be discontinued (described in section 2.2.4 for improved processing).


However, in photolithography for via hole formation, the interconnect and the via did not align – particularly at the outer edge of 4 inch wafer. This misalignment is caused by shrinkage of Kapton substrate while curing the liquid polyimide. Largest displacement is approximately $100~\mu m$ at 1.5" from center of the wafer. To alleviate this problem, we decided to use borosilicate glass as substrate.

In via hole formation for contact bumps, we tried a plasma etching method using Technic II, however the dry etch was unsuccessful for glass because of the non conductive substrate. Excimer laser system was used to burn off the polyimide. Figure 30 shows via holes burnt off by a laser beam. As shown in the SEM micrographs, the polyimide was cleanly burnt off. This laser drilling was done by Applied Laser Technology, Inc. in Oregon.

2.2.3 CIS Fabrication with Glass Substrate

Borosilicate glass is selected as a substrate that has a thermal expansion coefficient similar to GaAs, and has higher mechanical strength. A 20 mil 3" glass wafer gives a reasonable compliancy across 3" wafer, thus we believed that ohmic contact between contact bumps of CIS and GaAs wafer would be good. The manufacturing shop order (MSO) for the CIS fabrication is shown in Figure 31. The CIS process flow diagram is shown in Figure 32.

a) CIS Contact Vias and Interconnect Lines



b) Close-up View of the CIS Via

Figure 30. SEM Micrographs of CIS Contact via Formation by Excimer Laser Process

CIS Manufacturing Shop Order 7/6/92

MSO I Part	No.: No	tion: o.:		Job No.: <u>1C9770</u> Wafer No.:			 -
Step	MF1	Rev Sect	Procedure	Comments	Qty	Badge	Date
			Lot Initiation (3864)				
0.1.0	3864		KIT waters				
0.1.1			Wafer Identification				
	1.	1 1	First Interconnect (3961)		L-0	
1.0.0 ↓			Clean wafers	TCE/Acetone/Methanol, blow dr	7		
1.1.0 ↓			Sputter FIC plating Medium	Ps ≤ 3.0 E-7 Torr Log No Back Sputter Metal Thickness(Å) Rate(Å/sec) Cr 500 Au 2000			
1.1.1			Plate FIC	Thickness = 1.5μm			
1.1.2			Coat PR; KTI 1370SF Air Dry Prebake PR	3000rpm, 30 sec. 20 min. 95°C, 20 min.			
1.1.3			Expose/dev: Mask No Mask SN: Mask Rev:	MJB, 15 sec. @mW/cm2 Microposit:DI (1:1), 1.5 min. Rinse, 1 min. Dry			
1.1.4			Workmanship Verification	Reprocess (circle one): Yes No			
1.2.0			Postbake	95°C, 20 min.			
1.2.1			Etch Au Etch Cr	FMI gold remover			
1.2.2			Strip PR	ACE			
1.2.3			Workmanship Verilication	-			

Figure 31. CIS Manufacturing Shop Order 7/6/92

CIS Manufacturing Shop Order 7/6/92

Part L	escrip	tion:_			Job No.: <u>109770</u>			
MSO I	Vo.:				Wafer No.:			
Part	No.							
Mask	Set N	o.: _		-				
Step	MF1	Rev	Sect	Procedure	Comments	Qty	Badge	Date
		<u> </u>						
				The Mate 1 (2070)				
				Top Metal (3878)		·		
3.0.0		1	1	Clean	NH4OH:H2O (1:10), 15 sec			1
					Rinse 15 sec, dry			
3.1.1			1	Sputter Plating medium	Metal Thk(Å)	i '		
		1 1	1		Ti 500			
			- 1		Au 1000		ł	
	1				Ti 300	ļ		
3.1.2	1	1 1	- 1	Coat PR: AZ4620	1000rpm, 30 sec.		1	ł
								ļ
3.1.3		1 1	- 1	Bake (Horizontal)	90°C, 30 min.	1	1	
	<u> </u>					<u> </u>		
3.1.4		1	- 1	Coat PR: AZ4620	1500rpm, 30 sec.		1	
<u></u>								
3.1.5				Bake (Horizontal)	90°C, 60 min.		ļ	1
0.1.0						ļ		
3.1.6				Expose/dev: Mask No	MJB, 3 min. @ mW/cm2	1		1
		1	l	Mask SN:	AZ400K:DI (1:4), 10 min.			
			l	Mask Rev:	Rinse, 2 min.			
0.1.7	<u> </u>				Dry No.	 	 	
3.1.7.				Workmanship Verification	Reprocess (Circle One): Yes No	1		
3.2.0		-		Measure PR Thickness	Dektak one site in center,	┼	 	1
3.2.0	1			Measure PK Thickness	one site at edge	1		1
3.2.1	+	+		Descum	IPC, O2@0.2 Torr, 100W, 1 min.	┼──		ļ
0.2.1			i	Descuiii	1 1 C, O2 8 O. 2 1011, 100 W, 1 11 111.			
3.2.2	-			DUV Flood Exposure PR	HTG 345-10, 20 min.	+	 	
0.2.2	1		- 1	Bov Hood Exposure I'i	@mW/cm2			
3.2.3	1	1 1		Etch Ti	<u> </u>	 	 	
0				Biell II		1		
3.2.4		1 1		Plate Top Metal	Thickness = 25µm	 	 	
	1	1		ride ropota.	20,000			
3.2.5	 	1		Workmanship Verification		 	 	
			- 1	· · · · · · · · · · · · · · · · · · ·			Ī	
3.3.0	-		1	Evaporate Metal	Metal Thk(A) Rate(A/s)	 	 	
	1			F	Pt 300			
3.3.1		1		Lift Off	ACE	1	 	
						1		
3.3.2				Measure Plated Gold		1		
				thickness		1		
3.3.3				Etch Ti/Au/Ti		1	†	
1								
3.3.4				Measure Top Metal		1	†	
1				thickness			1	

Figure 31. CIS Manufacturing Shop Order 7/6/92 (Continued)

CIS Manufacturing Shop Order 7/6/92

Part Description: Job No.: 1C9770 MSO No.: Wafer No.: Part No. Mask Set No.: Step MF1 Rev Sect Procedure Comments	Qty	Badge	Date
Step MF1 Rev Sect Procedure Comments	Qty	Badge	Date
Polyimide	•		
2.0.0 Coat Adhesion Promoter 5000rpm, 30 sec. VM651 Bake Oven 100°C, 1 min.			
2.1.1 Coat Pl2611 5000rpm, 30 sec. Oven 350°C, 1 hr.			
2.1.2 Evaporate Metal Metal Thk(A) Rate(A/sec Ti 500 Au 1000-			
2.1.3 Coat PR: KTI 1370SF 3000rpm, 30sec Air Dry 20 min. Prebake PR 95°C, 20 min.			
2.1.4	1		
2.1.5 Workmanship Verification Reprocess (Circle one): Yes	No.		
2.2.0 Etch Au Aurostrip Etch Ti			
2.2.1 Strip PR ACE			
2.2.2 Workmanship Verification			
2.3.0 RIE Polyimide Plasma Therm O2 flow 40 sccm O2 pressure 35 mTorr Power: 80 watts Time: 105 min.			
2.3.1 Workmanship Verification			
2.3.2 Strip Au Aurostrip Strip Ti			
2.3.3 Workmanship Verification			

Figure 31. CIS Manufacturing Shop Order 7/6/92 (Continued)




Figure 32. CIS Fabrication Process Flow Diagram

First Interconnect Layer Formation

The first interconnect metal layer (500Å Ti/1000Å Au) was deposited by an Innotec down sputter system. Additional 1.5μ m thick gold was electroplated by pulse plating method. Through photolithography and etching process, the first interconnect layer was formed.

Dielectric Layer with Liquid Polyimide

An adhesion promoter VM651 was first coated on glass substrate and baked at 100°C for one minute. Then liquid polyimide (Dupont PI 2611) was coated by spinning at 5000 rpm for 30 seconds, and baked at 350°C for one hour. The adhesion promoter is necessary to enhance adhesion of liquid polyimide on the glass substrate, otherwise the coated polyimide peels off after the baking process that for cures the film.

Formation of Via Holes (Lift-off Method)

Although the Excimer laser is an excellent tool for the formation of clean via holes, a decision was made to use the reactive ion etch system for its availability in the GaAs manufacturing line at TRW.

We used Ti/Au as a mask for dry etch of via hole by reactive ion etch process. Through photolithography we opened square vias. The reactive ion etch condition had an oxygen flow rate of 40 SCCM, oxygen pressure of 35 mTorr, and power of 80 watts. The etching time was 105-110 minutes. This dry etch condition was optimized by experimenting on a few runs prior to the etching of real wafer. The dry etch was stopped when it reached the interconnect metal (Ti/Au) surface, thus actual time to etch 2μ m polyimide is shorter than 105 min.

Plating Contact Bumps

After we examined the via holes for organic residues, we sputter deposited Ti/Au/Ti as a plating medium. By photolithography, the via holes were opened for gold plating. Prior to gold plating, we etch out the Ti layer (Ti layer act as protection film during process). Gold plating in via was conducted by pulse plating to ensure its excellent

height uniformity of the gold contact bumps. Typical wafer mapping for gold bumps is shown in Figure 33. A thin-film platinum layer was deposited by electron beam evaporator to prevent Au-Au from fusing during high temperature life test.

Deposition of Pt on Plated Au

To prevent Au-Au fusing during life test at high temperatures, we deposited Pt on plated Au by vacuum evaporation. The thickness of Pt is approximately 1000Å.

Etching Plating Medium and Cleaning


The final CIS fabrication process was to etch the plating medium Au/Ti after dissolving photoresist.

A completed CIS wafer is shown in Figure 34.

2.2.4 CIS Fabrication with Kapton Polyimide Substrate

Because of challenges in contacting the CIS built on glass substrate, we redirected our effort to concentrate on Kapton polyimide per Rome Lab's suggestion. The fabrication process is essentially identical to using glass substrate. However, because of mechanical and thermal stress, the thin film had a tendency to curl-up during metallization and photolithographic processes. To alleviate this we used a thicker polyimide (5 mils) and fabricated a fixture to keep the film flat during metallization and gold plating. In addition, we metallized both sides of wafer to equalize the mechanical stress. The thicker Kapton polyimide held up much better than the thin substrate.

For liquid polyimide coating on Kapton, we did not use adhesion promoter since excellent bonding between liquid polyimide and kapton polyimide is well known. The CIS fabrication process was successful until the last photolithography at which time we lost two wafers because of curling-up after plating medium metallization. We also lost two more wafers during the last cleaning step when the plated Au bumps pealed off while removing the photoresist.



Average: $35.6 \pm 1.8 \, \mu m$

Figure 33. Contact Bump Thickness Mapping




Figure 34. Completed CIS Glass Wafer

Apparently, the adhesion between Kapton polyimide and Ti was poor because the Kapton substrate could have been contaminated.

Another disadvantage of using Kapton polyimide as a substrate is that the film tends to shrink and expand due to heating and moisture absorption during the various processes. For a thick Kapton polyimide, a major factor is film shrinkage while curing the liquid polyimide. The largest misalignment was observed at both ends (large contact pads between CIS and ceramic plate). Measurement of the worst case of misalignment was valued as 80-90 µm at maximum (a distance from a center of 4" wafer is 44 mm) as illustrated in Figure 35. Since the outer contact pads are 800mm square, 80-90µm (~10%) misalignment had no affect at all. For SEC and TCV contact, the farthest TCV is at 28 mm from the center and the misalignment is approximately 50µm. However, because of over plating of the contact pad (about 50 µm), misalignment of 50µm does not affect the contact.

2.2.5 Contact Bump Formation by Fuzzy Ball on Glass Substrate

For better contact between the CIS bump and dc contact pads on GaAs wafer, we implemented fuzzy ball bumps. This was developed for a button contact at TRW. The fuzzy ball is made of Au plated with BeCu. The balls were attached by conductive epoxy that withstands temperatures up to 175°C. Although these fuzzy balls are attached manually, and the heights are not well controlled in comparison to plating, excellent contact was made because of its remarkably springy property. Figure 36 shows one of the fuzzy balls attached to the contact bump.

2.3 MMIC PACKAGING AND DC/RF CHARACTERIZATION

2.3.1 MMIC Packaging

Distributed amplifier (DA) for constant stress life test of packaged MMIC was assembled by TRW's well established packaging procedure. Figure 37 shows a ceramic package




Figure 35. Illustration of a Shrinking of Kapton Polyimide During Curing Process




Figure 36. Photograph of the Fuzz Button Contact




Figure 37. Conceptual Drawing of DA SEC Ceramic Package




Figure 38. Basic Assembly Flow for Packaged DA SEC

that was used for wafer qualification of flight production. A flow diagram of MMIC assembly is shown in Figure 38. Package cleaning was performed by conventional solvent cleaning followed by serialization. DAs were mounted using AuSn eutectic. Gold wires and ribbons are attached to interconnect the MMIC die and the package microstrip lines. Using "soft-touch" thermosonic wedge bonders, excellent bonding strength is achieved without damaging the brittle GaAs substrate. Per Rome Lab's permission, the package was left unsealed because these DAs are passivated and glassivated, thus hermetic sealing for the life test was not necessary.

2.3.2 DC/RF Characterization

The packaged DAs were evaluated using RF test fixture as shown in Figure 39. This fixture was designed and fabricated by TRW's flight production program. Note: because dc bias pads and RF pads were the same (see Figure 11), cascade probing was not possible due to wire bonding on the pads. A HP 8510C was used to measure s-parameters. Figure 40 shows an example of the s-parameters, and Figure 41 shows the summary of the test results. The linear gain was measured at center frequency of 4.5 GHz. The variation between devices is 4.2-4.5 dB, which is excellent compared to previous flight production lots. The gain variation range of the flight production lots was 3.5-4.5 dB.




Figure 39. MMIC dc/RF Test Fixture




Figure 40. S-Parameters of OWR-4, Packaged SEC

OWR-4 Vdd=4.5V

	S/N	ldss (mA)	Vg at 0.5 Idss	S21 (dB)	S11(dB)	S22 (dB)
1	20	148.40	-0.73	4.26	-25.34	-14.27
2	22	111.71	-0.57	4.40	-25.30	-14.91
3	23	133.68	-0.66	4.26	-20.52	-13.08
4	24	152.61	-0.77	4.16	-22.46	-13.46
5	25	139.16	-0.68	4.21	-20.17	-14.08
6	26	151.73	-0.77	4.07	-23.05	-13.67
7	27	143.89	-0.69	4.45	-22.45	-14.97
8	28	124.40	-0.58	4.52	-21.36	-14.24
9	29	128.80	-0.61	4.57	-27.58	-16.00
10	30	106.15	-0.49	4.31	-13.79	-12.27
11	31	123.60	-0.58	4.52	-13.78	-12.27
12	32	110.37	-0.51	4.53	-13.77	-11.42
13	34	138.10	-0.68	4.49	-15.67	-13.06
14	35	145.29	-0.68	4.42	-14.80	-12.35
15	36	118.14	-0.56	4.37	-14.52	-12.39
16	41	134.70	-0.65	4.45	-17.35	-14.77
17	43	119.90	-0.55	4.68	-15.22	-13.45
18	44	142.10	-0.69	4.40	-15.06	-12.70
19	45	119.70	-0.55	4.61	-21.81	-17.81
20	46	150.60	-0.73	4.58	-22.49	-15.44
21	47	152.70	-0.77	4.17	-15.42	-12.94
22	48	148.70	-0.74	4.08	-14.34	-11.38
23	49	130.40	-0.63	4.29	-15.11	-13.14
24	50	128.17	-0.61	4.36	-13.27	-12.91
	AVE	133.46	-0.64	4.38	-18.53	-13.62

Figure 41. Summary of DC/RF Testing Results of Packaged SECs

2.4 LIFE TEST FIXTURE DESIGN, FABRICATION, AND ASSEMBLY

2.4.1 Fixture Design

The life test fixture was designed to perform wafer level high-temperature life test. The key requirements are: 1) able to operate at above 200°C ambient, 2) able to apply enough pressure evenly to the thinned 3" GaAs wafer without breaking it, 3) able to realign the contact pad of CIS and GaAs without disassembling the fixture.

To satisfy the first requirement, a ceramic interconnect plate was selected for the bias line connection between GaAs wafer and life test fixture bias connection. For meeting the second require-ments we designed a spring loaded plate for a GaAs wafer pedestal; the cover plate was also spring-loaded to prevent wafer breakage due to excess forces. To meet the third requirement, we designed a movable pedestal so that realignment can be done after the life test fixture assembly. Drawings for the life test fixture is attached in Appendix B.

2.4.2 Fixture Fabrication

The life test fixture was fabricated in TRW's machine shop. Main body was stainless steel and the wafer holding pedestal and CIS holder (top plate) were gold plated brass for better thermal conduction. Vacuum suction holes were made for both pedestal and top plate to hold GaAs wafer and CIS wafer, so that realignment can be done after assembly of the fixture. The wafer pedestal was designed to move approximately 2-3 mm x-y direction and rotational freedom for realignment by handles attached to both sides of the pedestal. Three see-through holes were also made to view the alignment marks on both the CIS and GaAs wafer.

The ceramic interconnect plate and connector plate to the high temperature oven were fabricated by DELTA-V Electronics in Campbell, CA. The interconnect lines were metallized (W/Ni/Au) on ceramic and heat treated to ensure the adhesion and stability during the high-temperature life test. However, because of the structure of the interconnect plate (thermal stress being concentrated at the thinnest part of the plate), the manufacturer had difficulty in this heat

treatment. The first ceramic plate was shattered during the cool down cycle. With a modified cool down process, it was able to complete one plate. The manufacture also fabricated connectors that goes from the end of flexible tape cable to the connector on high-temperature oven.

Figures 42 and 43 show an assembled life test fixture and exploded view of the fixture. Figure 44 shows that the life test fixture is in the high-temperature oven.

2.5 INTEGRATION AND TEST

2.5.1 Verification of the Integrity of Liquid Polyimide

Using organic materials for high-temperature life test may cause undesirable chemicals that might damage the electrical performance of a GaAs device. We conducted a verification test on Kapton polyimide and liquid polyimide at elevated temperatures. The stabake experiments were done on one of the wafers from the OWR-1 lot. The test wafer was split into two: one for a high temperature control sample, and the other for the CIS integrity test. Both wafers were loaded into the high-temperature oven. The processed CIS (with polyimide) wafer was in direct contact with the GaAs wafer during the stabake. The stabake of both wafers was done at 240°C for 48 hours in the high-temperature oven a with constant flow of nitrogen (identical condition as planned on wafer life test). We measured electrical parameters before and after the stabake. Figure 45 summarizes the stabake results. The C1,2,3... and R1,2,3... designate the column and row of GaAs wafer. R1 through R6 are the one half wafer exposed to polyimide during the stabake, and R7 through R12 are the other half wafer as a high-temperature control sample. As shown in Figure 45 there is no difference in the $\Delta Idss$ and ΔGm between the presence and absence of polyimide. It is clear that the




Figure 42. Assembled On-Wafer Life Test Fixture




Figure 43. Open View of On-Wafer Life Test Fixture




Figure 44. On-Wafer Life Test Fixture Installed in High-Temperature Oven

	_	_	_		_	_	_		_	_			Υ	_						
									-15.05%										-15.36%	
		AVE	-19.26%	-19.27%	-14.38%	-11.83%	-9.73%	-8.59%	AVE	-13.84%		AVE	-10.83%	-8.39%	-12.41%	-12.77%	-20.51%	-22.50%	AVE	-14.57%
		C10	-31.34%	-24.60%	-20.95%	-16.66%	-17.79%	-19.08%	-21.73%			C10	-13.16%	-12.01%	-12.65%	-15.20%	-26.06%	-24.41%	-17.25%	
		క	-22.91%	-18.27%	-13.65%	-10.16%		-9.98%	-14.99%			ප	-9.94%	-9.37%	-10.85%	-13.50%	-15.42%	-24.80%	-13.98%	
		85	-17.39%	-16.63%	-13.18%	-8.45%	-5.53%	-9.93%	-11.85%			8	-9.07%	-6.82%	-13.49%	-7.89%	-14.35%	-19.00%	-11.77%	
		C7	-13.62%	-10.91%	-9.77%	-10.01%	-10.65%	-8.64%	-10.60%			C2	-15.46%	-8.01%	-12.29%	-8.63%	-11.50%	-12.98%	-11.48%	
		90	-16.81%	-19.34%	-	•	•	-6.05%	-10.55%			8	-8.36%	-7.26%	-8.23%	-12.40%			-9.06%	
		CS	-17.78%	-15.87%	-7.89%	-9.48%	-8.78%	-7.58%	-11.23%			CS	-10.54%	-8.25%	-8.14%	-10.11%	-17.00%	-21.90%	-12.66%	
or 48 hours		C4	-25.71%	-28.61%	-11.38%	-8.61%	-8.62%	-5.79%	-14.79%			C4	-15.06%	-7.40%	-10.70%	-12.13%	-23.47%	-26.70%	-15.91%	
at 240°C ft	MIDE	ొ	-27.80%	-20.04%	-16.22%	-11.88%	'	-8.53%	-16.89%		IDE	ස	-11.27%	-10.61%	-13.71%	-14.53%	-21.37%	-27.72%	-16.54%	
dss change after stabaked at 240°C for 48 hours	IN THE PRESENCE OF POLYIMIDE	C2	0.00%	-19.14%	-21.99%	-19.41%	-16.75%	-10.27%	-14.59%		IN THE ABSENCE OF POLYIMIDE	C2	-15.40%	-14.20%	-21.60%	-20.50%	-34.90%	-	-21.32%	
shange afte	E PRESENC	Շ					-23.23%	-23.37%	-23.30%		E ABSENCE	ర	-24.80%	-22.40%					-23.60%	
Idss	I I I I		표	낊	23	P4	32	92	AVE		Ĭ Z		H7	82	23	R10	H11	R12	AVE	

C1, C2.....: Column R1,R2.....: Row

Figure 45. Verification of the Integrity of Polyimide at High Temperature

decrease of Idss is strictly due to a thermal degradation, not due to polyimide. This test concluded that polyimide can be used as CIS material for high-temperature life testing.

2.5.2 Measurement of Resistance of Interconnect Lines of the CIS

We measured the resistance of the interconnect lines and contact pads of the CIS. For both glass and Kapton polyimide substrate, the resistance is minimal; the values were 0.1- $0.2~\Omega$.

2.5.3 Measurements of Contact Resistance Between the CIS and GaAs Wafer Contact Pads

The contact resistance measurements were performed after assembling the GaAs wafer and the CIS in the life test fixture. Figure 46 summarizes the contact resistance of all gate, top metal TCVs.

2.6 COST ANALYSIS OF PACKAGED AND ON-WAFER LIFE TESTING We conducted a cost analysis to compare the cost between packaged, and on-wafer life testing of the SECs and TCVs. Two cases were considered for this analysis: (1) Wafer completed backside process, (2) Wafer processed to top metal (Note: ground via cannot be used as ground contact for SECs and TCVs).

Case 1. Figure 47 shows the labor hour estimation for the packaged and on-wafer life testing. Assuming that a total of 10 SECs and 50 TCVs will be life tested, labor hours for chip separation and picking are based on one wafer. The labor hour estimation is based on historical data. Device packaging includes cleaning of AuSn preform and 16 pin DIP, serialization, die mounting, wire bonding, and visual inspection. DC and RF testing for the packaged SECs and TCVs require approximately 65% more time than on-wafer testing because loading and unloading the 16 pin DIP carrier will take time for each SEC and TCV. On-wafer life test will save over 200 hours per wafer.

<u>Case 2.</u> Figure 48 shows the labor hour estimation for the packaged and on-wafer (wafer processed to top metal) life testing. We also assumed that a total of 10 SECs and 50 TCVs will be life tested. However, in this case, labor hours for backside process are included in the packaged SECs and TCVs for comparison between the packaged and on-wafer life test. On-wafer life test will save over 300 hours per wafer.

Contact ID No. A5 A6 A7 A15 A16 B5 B15 C5 D5 D6 D7 D15 D16 D17 E5 E6 E7 F5	Reticle No. A1-5 A1-6 A1-7 A2-5 A2-6 B1-5 B2-5 C1-5 D1-5 D1-6 D1-7 D2-5 D2-6 D2-7 E1-5 E1-6 E1-7 F1-5	SEC/TCV ID. Air bridge-hot TM-hot Gate metal-hot Air bridge-hot TM-hot Air bridge-hot Air bridge-hot Air bridge-hot Air bridge-hot TM-hot Gate metal-hot Air bridge-hot	$\begin{array}{c} \underline{Contact~R~(\Omega)} \\ No~Contact \\ No~Contact \\ 2.5\Omega \\ 2.6\Omega \\ 2.5\Omega \\ No~Contact \\ 2.5\Omega \\ No~Contact \\ 2.6\Omega \\ 2.5\Omega \\ 2.6\Omega \\ 2.6\Omega \\ 2.6\Omega \\ 2.6\Omega \\ 2.6\Omega \\ 2.6\Omega \\ 2.20 \\ 2$
E6 E7 F5 F6 F7 F15	E1-6 E1-7 F1-5 F1-6 F1-7 F2-5 F2-6	TM-hot Gate metal-hot Air bridge-hot TM-hot Gate metal-hot Air bridge-hot TM-hot	2.7Ω 2.6Ω 2.4Ω 2.5Ω 2.5Ω 2.6Ω 2.5Ω
F17	F2-7	Gate metal-hot	2.4Ω

Figure 46. Summary of Contact Resistance Measured on the CIS-GaAs Wafer

Labor Hours are based on One Wafer Quantity of SECs 10 Quantity of TCVs 50

50			
	Lab	or (Hours)	
Quantity	Packaged	On-Wafer	Comments
1 Wafer/ 60 chips	30	0	
60 chips	120	0	
1 Wafer	0	10	
10 Times	200	120	Packaged chips are on fixture On-wafer testing is automated
1 Time	35	35	
8 Cycles	84	84	
	60	60	
	529	309	
	\$400	\$1,000	
	Quantity 1 Wafer/ 60 chips 60 chips 1 Wafer 10 Times 1 Time	Lat	Quantity Packaged On-Wafer 1 Wafer/ 60 chips 30 0 60 chips 120 0 1 Wafer 0 10 10 Times 200 120 1 Time 35 35 8 Cycles 84 84 60 60 60 529 309

Figure 47. Cost Analysis of Packaged and On-Wafer Life Testing

Labor Hours are based on One Wafer

Quantity of SECs 10
Quantity of TCVs 50

Quantity of ICVs	50			
		Lat	oor (Hours)	
Task Description	Quantity	Packaged	On-Wafer	Comments
Backside Process	1 Wafer	80		
Chip Separation/Pick	1 Wafer/ 60 chips	30	0	
Chip Packaging	60 chips	120	0	
Wafer Mounting	1 Wafer	0	10	
DC/RF Testing	10 Times	200	120	Packaged chips are on fixture On-wafer testing is automated
Burn-in	1 Time	35	35	
Lifetest	8 Cycles	84	84	
Management/Business		60	40	
Total Labor Hours		609	289	
Carrier/CIS		\$400	\$1,000	

Figure 48. Cost Analysis of Packaged and On-Wafer (at Top Metal) Life Testing

3. SUMMARY

We have developed a technique for on-wafer reliability testing using TRW's COIN technology [we renamed it as Compliant Interconnect Structure (CIS)] and proved this concept of on-wafer level life testing can be implemented to reduce cost and schedule of reliability testing of GaAs devices and/or MMICs. Accomplishment of this program can be summarized as follows:

- Designed and fabricated $0.5\mu m$ MESFET SECs, six different types of TCVs on 3" wafer
- Designed CIS and fabricated mask set
- Developed CIS process on glass substrate and Kapton polyimide
- Implemented fuzzy ball bump contact developed by TRW for on-wafer bump contact
- Demonstrated excellent contact between GaAs contact pads to dc bias cards.

4. RECOMMENDATION TO FUTURE STUDY

We demonstrated the feasibility of on-wafer reliability testing methodology in this program, however we have not performed life testing using the

developed technique. Therefore, the obvious recommendation is to carry out the on-wafer life test. Furthermore, this technique can be implemented in the life test of discrete devices. The life tests of discrete MESFET, HEMT, or HBT are difficult due to an oscillation problem. However using this CIS technique, the matching circuits can be fabricated on the CIS right next to contact pads. More importantly, this CIS technique can be used for the bases of multilayer technology, i.e., packaging MMICs without using wires; and for power amplifiers, additional thermal dissipation can be allowed through multilayer thin film. The following subjects can be recommended for the future study:

- Complete the accelerated life tests using the CIS technique
- Implement this methodology for discrete device life testing
- Apply this technique to multilayer thin film (multichip module) for power amplifiers.

5. APPENDICES

APPENDIX A

PCM DATA for OWR-4

	COEF	-		9	된 된 		COEF	T
31-JUL-92 31-JUL-92 11:26:34- BOTTOM	<u>}</u> ¦	4.0 5.23 3.0 1.2 1.4 1.6 34.2 290.2m	31-JUL-92 31-JUL-92 11:25:11 BOTTOM 1	1	57D DEV 3 1 2 4 4 5 7 4 4 5 5 3 4 6 4 5 5 3 4 6 4 3 5 6 4 3 5 6 4 3 5 6 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	31-JUL-92 31-JUL-92 11:23:49 BOTTOM 1	STD DEV	3.8 3.8 8.0m 14.1m 3.5 430.0m 594.6m 893.3m 21.8
	MEAN	183 200 200 204 204 50 50 68 68		1 4 1 1	MEAN 187.3 187.3 234.3m 203.2 29.1 29.1 69.1 1.58	 Fa Fa	MEAN	185.7 76.4m 243.4m 200.4 29.2 51.0 69.3 1.5k
DATE LOG DATE LOG TIME WAFLAT	MAX	20.00 1.1.1 1.00 1.00 1.00 1.00	DATE LOG DATE LOG TIME WAPLAT PAGE	> 5	MAAX 191.8 71.7m 248.2m 206.5 29.7 59.7 71.0 11.5k	DATE LOG DATE LOG TIME WAFLAT PAGE	MAX	258.8m 258.8m 205.1 29.7 51.7 70.2 1.5k
	NIM	179.7 73.9m 166.3m 201.1 26.2 46.4 66.4 9.4		MIN	184.2 184.2 55.2m 224.7m 200.0 28.7 50.4 68.7 10.6		z	181.3 181.3 222.0m 195.4 28.5 50.4 68.1 1.4k
FIELDS)	HII,IM	2000 40	PIELDS)		1151M 240.0 300.0m 300.0m 300.0m 240.0 200.0 2.0k 20.0	FIELDS)	HILIM	240.0 300.0m 300.0m 240.0 50.0 100.0 200.0
	HISPEC	240.0 300.0m 300.0m 240.0 50.0 200.0 2.0k	OHM 11C(R2 F		115/EG 240.0 300.0m 240.0 300.0m 50.0 50.0 200.0 2.0k	OHM IC(R2 F	HISP	240.0 3300.0 240.0 240.0 20.0 20.0 20.0
68 Jowrpob Jowrpob @ Post (Ost ohm.		100.0m 100.0m 100.0m 100.0m 1.0 1.0 1.0 300.0 5.0	167 1 OWRPOB 1 JOWRPOB 10 POST PÖST OHM	70000	160.0 160.0 160.0 160.0 10.0 1.0 1.0 1.0 3300.0 5.0)66 OWRPOB OWRPOB @POST OST OHM	LOSPEC	
LOG FILE: OWR4POB206068 PAR FILE: (APPRG.DARJOWRPOB COMMENUS: (APPRG.LIM]OWRPOB COMMENUS: .50 MESPET @ POST OHM OWR TEG5U MESPET @ POST OHMIC(R2		6 10.0m 6 140.0m 6 140.0m 6 1.0 6 1.0 6 300.0	E: (APTPRG.PAR)OMPOB E: (APTPRG.PAR)OMPOB E: (APTPRG.LIM)OMPOB S: .5U MESPET (@ POST OHM5U MESPET (@ POST OHM)		6 10.0m 6 10.0m 6 10.0m 6 10.0m 6 10.0m 6 1.0 6 1.0 6 1.0 6 1.0 6 1.0 6 1.0	: OWR4POD206066 : [APTPRG.PAR]OWRPOB : [APTPRG.LIM]OWRPOB : .5U MESFET (d POST OHM 5U MESFET (d POST OHM	TOTE LOLIM	6 14 6 14 6 14 6 14 6 30
11.55 : 05. 11.65 : (7. 11.65	ERR		TLE : 0 TLE : [TLE : [NTS : .	0050	T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7115 : C 7116 : { 7116 : { 8NTS : .	TERR	00000000
LOG F PAR F LIM F COMME OWR T	HIGH NFTN		LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG-	UTCH NEPR		LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG-	2 1	00000000
				30			MOT	000000000
ORY : 1	PASS LOW	(10.RY	55 V d		rory	PASS	
PROHICS LABORATORY 58 STATION :	UNITE	Ohms/sq. Ohms/mm Ohms/mm Ohms/sq. Ohms Ohms Ohms Ohms A/mm Volus	ICS LABORAT	Str NI	Ohms/sq. Ohms/sq. Ohms/sq. Ohms/sq. Ohms Ohms Ohms Ohms	TRONICS LABORATORY 66 STATION :	UNITS	Ohms/sq. Ohms/sq. Ohms/sq. Ohms Ohms Ohms MA/mm
TRW ADVANCED MICROELECTROUL LOT 1D : OMR-4 LOTE 1D : OMR-7 COMPRESS : OMRAPOB206068 OPPRATOR : 110468 TEMP : AMBLENT	DEVICE DESCRIPTION		TRW ADVANCED MICROELECTRONICS LABORATORY LOT 1D : OWR-4 WAFER : OWR-4POB206067 STATION : OPERATOR : 110488 TEMP : AMBIENT	DEVICE DESCRIPTION		TRW ADVANCED MICROELECTRON LOT 1D : OWR-4 WAPER : OWR-4POB206066 OPERATOR : 110468 TEMP : AMBIENT	DEVICE DESCRIPTION	RSMESA Rsh

31-JUL-92 31-JUL-92 11:22:27 BOTTOM DATE
LOG DATE:
LOG TIME:
WAFLAT:
PAGE: LOG FILE: OWR4POB206064
PAR FILE: (APTPRG.IM)OWRPOB
LIM FILE: (APTPRG.LIM)OWRPOB
COMMENTS: .5U MESFET (@ POST OHM
OWR TEG-.5U MESFET (@ POST OHM) STATION: 1 MICROELECTRONICS LABORATORY TRW ADVANCED MICROELECTRON I/OT ID : OWR-4 WAFER : OWR4POB206064 OPERATOR : 110488 TEMP : AMBIENT

COEF 3.3 8.6m 9.3m 3.3 583.7m 820.5m 1.2 31.8 MEAN 185.8 65.1m 239.5m 200.6 29.0 59.2 69.2 1.5k MAX M MAX 190.1 190.1 190.1 257.0m 204.5 30.2 52.3 71.1 1 1.5k 10.9 181.9 55.6m 230.1m 197.0 28.7 50.0 68.1 1.4k HILLIM 240.0 300.0m 300.0m 240.0 50.0 200.0 2.0k HISPEC-240.0 300.0m 300.0m 240.0 50.0 200.0 2.0k 160.0 10.0m 10.0m 10.0m 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 LOLIM 1140.0 10.0m 10.0m 140.0 1.0 1.0 1.0 1.0 300.0 EDIT TOW The stand 00000000 PASS 999999999 I = 1 mA
I = 10 mA
I = 10 mA
I = 1 mA
I = 1 mA
I = 1 mA
V = 3 V
I = 20 nA DESCRIPTION coccocco Ids (Viso) REMESA RSh HCOCA RC OCTILMA RSh OCTILMA RSh OCTILMA RSh OCTILMA R15 OCTILMA R15 HIPPETT-1SOC I DEVICE

COEF STD DEV ====== 3.8 3.8 5.2m 23.0m 4.2 705.9m 829.0m 1.0 1.2 1.2 1.0 : 31-JUL-92 : 31-JUL-92 : 11:21:06 : BOTTOM : 1 MEAN 1919 28.1m 224.3m 227.6 207.6 21.7 70.7 1.5K DATE LOG DATE LOG TIME WAFLAT MAX 197.7 36.7m 257.9m 212.7 30.1 52.9 72.1 1.5k MIN 188.0 188.0 23.4 203.4 28.5 50.6 69.5 69.5 10.6 HILLIM 240.0 300.0m 300.0m 240.0 50.0 200.0 2.0k : OWR4POB206063 : [APTPRG.PAR]OWRPOB : SO WESFET (@ POST OHM : SU MESFET (@ PÖST OHM)CKR2 FIELDS) HISPEC I 240.0 300.0m 300.0m 240.0 50.0 50.0 200.0 LOSPEC | 160.0 | 10.0m | 160.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 TOTL LOLIM L 6 140.0 1 6 10.0 0 10.0 0 10.0 0 6 10.0 0 6 1.0 0 7 6 1.0 0 8 1.0 LOG FILE PAR FILE LIM FILE COMMENTS OWR 'FEG-. HIGH 10000000 MOI STATION: 1 ONANCED MICROELECTRONICS LA D : OWR-4 : OWR4P0B206063 ST TOR : 110488 : AMBIENT 0 I = 1mA I = 10mA I = 10mA I = 1mA I = 1mA I = 1mA I = 1mA V = 3V I = 20nA eDESCRIPTION RSMESA RSh (0)
RCOCA RC (0)
CCTLMA RC (0)
CCTLMA RSh (0)
CCTLMA RSh (0)
CCTLMA RSh (0)
CCTLMA RS (0)
CCTLMA RS (0)
CCTLMA RS (0)
CCTLMA RS (0)
INPET-ISOC USS (0) TRW ADVANCED M LOT ID : OWR WAFER : OWR OPERATOR : 110 TEMP : AMB DEVICE

LABORATORY

COEF STD DEV 3.0 5.3m 12.2m 3.6 341.9m 476.4m 831.5m 25.2 60.1m MEAN 197.0 197.0 258.2m 204.8 30.3 52.3 71.2 HILLIM 240.0 300.0m 300.0m 240.0 50.0 200.0 200.0 HISPEC 240.0 300.0m 300.0m 50.0 200.0 200.0 200.0 7 TOTL LOLIM 1 6 140.0 1 6 140.0 0 6 140.0 1 6 10.0 0 6 10.0 0 6 300.0 300.0 5 HIGH NPTW TERR F PASS 1 6 6 6 6 6 6 6 6 6 UNITS ... E be seen of the see DEVICE DESCRIPTION

31-JUL-92 31-JUL-92 11:19:08 BOTTOM

.

DATE LOG DATE LOG TIME WAFLAT PAGE

LOG FILE: OWR4POB206062
PAR FILE: (APPPRG, PAR)OWRPOB
LIM FILE: (APPPRG, LIM)OWRPOB
COMMENTS: .5U MESFET (@ POST OHM
OWR FEG-.5U MESFET (@ POST OHMIC(R2 FIELDS)

..

TRW ADVANCED MICROELECTRONICS LABORATORY
1.04T ID : 0MR-4
WAFER : 0WR4P0B206062 STATION :
0PERATOR : 110488
TEMP : AMBIENT

COEF UNITS PASS LOW HIGH NETH TERR TOTL LOFCHT LOSPEC HISPEC HIFCHT MIN MAX MEAN STD DEV COEF : 31-AUG-92 5: 31-AUG-92 1: 09:26:20 : BOTTOM : 1 UNITS PASS-IOW HIGH NETH TERR TOTE LOSENT LOSENCE HISPEC HIFCHT MIN MAX MEAN STD DEY OFFICE CONTRACTOR OF CONTRACT DATE : 31-AUG-92 LOG DATE : 31-AUG-92 LOG TIME : 09:27:45 WAFLAT : DOTTOM PAGE : 1 STD DEV C DATE : 31-AUG-92 LOG DATE : 31-AUG-92 LOG TIME : 09:24:00 WAFLAT : DOTTOM PAGE : 1 : 31-AUG-92 : 31-AUG-92 : 09:25:04 : BOTTOM : 1 · UNITS PASS LOW HIGH NFTN TERR TOTL LOPENT LOSDEC HISPEC HIFCNT MIN MAX MEAN STD DEV CALLER DATE
LOG DATE:
LOG TIME:
WAFLAT:
PAGE: MEAN DATE
LOG DATE:
LOG TIME:
WAFLAT:
PAGE: MAX UNITS PASS IOW HIGH NFTH TERR TOTL LOFCHT LOSDEC HISPEC HIFCHT MIN LOG FILE: OWR4TRB206064
PAR FILE: (APPRG.IAN)OWRTRB.PAR
LIM PILE: (APPRG.IAN)OWRTRB
COMMENTS: .5U MESPFET (@ TFR
OWR TEG-.5U MESPFET (@ TFR LOG PILE : OWR4TRB206066
PAR FILE : [APTPRG.PAR]OWRTRB.PAR
LIM FILE : [APTPRG.LIM]OWRTRB
COMMENTS : .5U MESFET @ TER
OWR TEG-.5U MESFET @ TER (R2 PIELDS) 1.0G FILE : OWR4TRB206063
PAR FILE : [APPRG.1.DAR]OWRTRB.PAR
1.IM PILE : [APPRG.LIM]OWRTRB
COMMENTS : .5U MESFET @ TFR
OWR TEG-.5U MESFET @ TFR (R2 FIELDS) LOG FILE: OWR4TRB206062
PAR FILE: (APPERG_DAR]OWRTRB.PAR
LIM FILE: (APPERG_LIM]OWRTRB
COMMENTS: .5U MESFET @ TER
OWR TEG-.5U MESFET @ TER (R2 FIELDS) STATION : 1 STATION : 1 TRW ADVANCED MICKOELECTRONICS LABORATORY
LOT ID : OWR-4 STATION : OWRPER : OWRATRD206064 STATION : OPERATOR : AMBIERT TRW ADVANCED MICROELECTRONICS LABORATORY
LOT ID : OMR-4
WAFER : OWRL44
COPERATOR : T8395
TEMP : AMBIENT STATION: 1 STATION : 1 TRW ADVANCED MICROELECTRONICS LABORATORY
LOTE ID : OWR-4
TOWA PER : OWR 4TRB206062 STATION :
OPERATOR : 78395
TUMP : AMBIENT MICROELECTRONICS LABORATORY TRW ADVANCED MICROELECTRONICS
LOY 1D : OMR-4
WAFER : OMRATRB206063
TOPERATOR : 78395
TEMP : AMBIENT DEVICE DESCRIPTION RSTFRA RSh @ I=1mA RSTPRA RSh @ I-1mA DEVICE DESCRIPTION DEVICE DESCRIPTION
RSTPRA RSh @ I=1mA RSTPRA RSh @ I=1mA DEVICE DESCRIPTION

COEF

85.8

86.2

DATE : 31-AUG-92 LOG DATE : 31-AUG-92 LOG TIME : 09:29:01 WARTAT : BOTTOM PAGE : 1	MAX MEAN STD DEV COEF ====================================	DATE : 31-AUG-92 LOG DATE : 31-AUG-92 LOG TIME : 09.29.59 WAFLAT : BOTTOM PAGE : 1	MAX MEAN STD DEV COEF	DATE : 10-AUG-92 LOG DATE : 10-AUG-92 LOG TIME : 15:13:54 WAFLAT : BOTTOM PAGE : 1	MAX MEAN STD DEV COEF 269.6 244.6 20.0 154.0 149.9 3.0 133.2 128.7 3.0 -1.8 -2.1 185.2m -13.5 -13.6 210.7m 1.1 1.1 2.2m	DATE : 10-AUG-92 LOG DATE : 10-AUG-92 LOG TIME : 15:12:40 WAPLAT : BOTTOM PAGE : 1	MAX MEAN STD DEV COEF 227.8 210.6 13.0 162.7 159.5 3.3 148.8 143.9 4.5 -1.5 -1.6 127.4m -13.1 -13.6 2.1m
LOG FILE: OWR4TRB206067 PAR FILE: [APTPRG.PAR]OWRTRB.PAR LIM FILE: [APTPRG.LIM]OWRTRB COMMENTS: .3U MESFET @ TFR OWR TEG5U MESFET @ TFR	W HIGH NFTN TERR TOTL LOFCNT LOSPEC HISPEC HIFCNT MIN	LOG FILE: OWR4TRB206068 PAR FILE: [APTPRG.PAR]OWRTRB.PAR LIM FILE: [APTPRG.LIM]OWRTRB COMMENTS:.SU MESFET (FTR OWR TEGSU MESFET (FTR	HIGH NFTN TERR TOTL LOFCNT LOSPEC HISPEC HIFCNT MIN	LOG FILE: OWRAPCT206068 PAR FILE: (APPERG.PAR)OWRPGT.PAR LIM FILE: (APPERG.LIM)OWRPET COMMENTS: MESPET (POST GATE TOP OMR TEG51 MES. FET TEST (POST GATE(R1 FIFLDS)	HIGH NFTN TERR TOTL LOLIN LOSPEC HISPEC HILLIM MIN 0 0 0 6 170.0 170.0 290.0 290.0 212.2 0 0 0 6 90.0 120.0 300.0 300.0 144.9 1 0 0 0 6 90.0 120.0 300.0 300.0 123.9 0 0 0 0 6 -3.0 -2.3 -1.3 -1.0 -2.3 0 0 0 0 6 -15.0 -15.0 -5.0 -1.0 -13.9 0 0 0 6 15.0 1.0 1.0 2.0 2.0 1.1	I.OG FILE: OWR4PGT206067 PAR FILE: (APPERG.PAR)OWRPGT.PAR LIM FILE: (APPERG.LIM)OWRPET COMMENTS: MESPET (@ POST GATE TOP OWR TEG5U MES. FET TEST (@ POST GATE(R1 FIELDS)	# HIGH NETN TERR TOTL LOLIN LOSPEC HISPEC HILLIM MIN 0
TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WARER : OWRTHEB206067 STATION : 1 COPERATION : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION UNITS PASS LOW	THW ADVANCED MICROELECTRONICS LABORATORY LOT ID: OMR-4 WAFER : OMR4TRB206068 STATION: 1 OPERATOR: 78395 TEMP: AMBIENT	DEVICE DESCRIPTION UNITS PASS LOW RSTPRA Rsh @ I=1mA Ohms/sq. 6	TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAFER : OWR4PGT20666 STATION : 1 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION	TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAFER : OWR4PCT206067 STATION : 1 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION: UNITS PASS IOW HYPET-ISOC Idss (d V=3 Volts ma/mm 6 HYPET-ISOC GMO (d Vg=0 ms/mm 6 HYPET-ISOC GMO (d Vg=0 ms/mm 6 HYPET-ISOC CMO (d Vg=0 ms/mm 6 HYPET-ISOC CMO (d Ids=2%Idss Volts 6 HYPET-ISOC VP (d Ids=2%Idss Volts 6 HYPET-ISOC NV (d Ids=10uA Volts 6

	= core		CO :: ::: ::: ::: ::: ::: ::: ::: ::: :::		CO E E E E E E E E E E E E E E E E E E E
10-AUG-92 10-AUG-92 15:11:14 BOTTOM	STD DEV CC 13.9 2.6 3.7 125.7m 333.3m 4.6m	10-AUG-92 10-AUG-92 15:09:52 BOTTOM 1	STD DEV 18.2 2.3 2.0 153.6m 210.6m 8.6m	10-AUG-92 10-AUG-92 15:08:37 BOTTOM	STD DEV C 16.7 4.5 5.8 164.5m 307.3m 5.0m
	MEAN 211.4 159.4 144.6 1.6	: DATE : PIME :	MEAN 207.8 159.5 140.3 140.7 -14.0		MEAN 238.2 157.7 146.9 -13.5
DATE LOG DATE LOG TIME WAFLAT PAGE	MAX 232.2 162.4 148.2 -1.5 -13.5	DATE LOG LOG WAFL	MAX 237.0 162.6 142.9 1.1.5	DATE LOG DATE LOG TIME WAFLAT PAGE	MAX ====================================
r.ns.)	MIN ====================================	ELDS)	MIN 184.1 156.3 137.4 1-1.9 1-1.1	PTELDS)	MIN 213.8 152.5 140.8 -2.0 -13.9
OWRAFGT206066 [APTPRG.FAR] OWRECT.PAR [APTPRG.LIM] OWRECT MESFEY @ POST GATE TOP IU MES. FET TRIST @ POST GATE(RI FIELDS)	HILLIM 290.0 300.0 300.0 -1.0 -1.0	PGT206064 PRG.PARJOWRPET.PAR PRG.LIMJOWRPET TOP ETY @ POST GATE(R1 FIELDS)	C HILIM 290.0 300.0 300.0 -1.0 2.0		HILIM 290.0 300.0 300.0 -1.0 -1.0
. PAR TOP OST GATH	HISPEC 290.0 300.0 -1.3 -6.0 2.0	T. PAR T E TOP POST GA'	## HTSPEC ## 290.0 ## 300.0 ## 100.0 ## 100.0	PGT.PAR LPET TOP @ POST GATE(R1	HISPEC 290.0 300.0 300.0 -1.3 -6.0
166 1)OWRPCT 1)OWRFET 1)ST GATE	LOSPEC 120.0 120.0 120.0 120.0 120.0 120.0 15.0 15.0 15.0 15.0 15.0 15.0 15.0 1	5064 NR]OWRPG IM]OWRFE POST GAT	H LOSPEC 0 170.0 0 120.0 0 120.0 0 120.0 1 20.0 0 -15.0 0 -1.0	D63 R]OWRPGT M]OWRFET SST GATE FEST @ P	LOSPEC 170.0 120.0 120.0 -2.3 -15.0
4PGT2060 TPRG.PAH TPRG.LIN FPET @ PC	11, IOLIM 6 170.0 6 90.0 6 90.0 6 -3.0 6 -15.0 6 1.0	LOG FILE: OWRAPCT206064 PAR FILE: (APPPRG.PAR)OWRPGT.PAR LIM FILE: (APPTRG.LIM)OWRPET COMMENTS: MESPET @ POST GATE TOP OWR TEG5U MES. PET TEST @ POST (1707L LOLIM 6 170.0 6 90.0 6 90.0 6 -3.0 6 -15.0	3 : OWR4PGT206063 2 : [APTPRG.IM]OWRPGT.PAR 3 : [APTPRG.IM]OWRFET 5 : MISSFET (B. POST GATE TOP 5U MES. FET TEST (B. POST GA	FL LOLIM 6 170.0 6 90.0 6 90.0 6 -15.0 6 -15.0
()	TERR TOTI. 1 0 6 0 6 0 0 6 0 0 6 0 0 6 0 0 6 0 0 6 0 0 6 6 0 0 6 6 0 0 6 6 0 0 6 0 0 6 0 0 6 0 0 0 6 0 0 0 6 0 0 0 6 0 0 0 6 0	ILE : 0V ILE : (7 ILE : 17 ILE : 17 ILE : M EG5U P	TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LE : OWI LE : (AI LE : (AI TS : MB	TERR TOTL
LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG	NTT41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG F PAR F LIM F COMME OWR T	HD1H:	LOG PILE PAR PILE LIM PILE COMMENTS OWR TEG~	MTTM NFTM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	MOTH WOTH 0		MO1		WO.1 0 0 0 0 0
ATORY	. PASS	AATORY ION : 1	PASS 1	ATORY ON : 1	PASS PASS PASS PASS PASS PASS PASS PASS
S LABORATORY STATION :	UNITS mA/mm mS/mm yolts volts	CS LABORAT	UNITS CALEMENT MA/MM MS/MM MS/MM SS WOlts Volts Of	STATION :	UNITS BAAMM MAAMM MS/MM MS/MM VOlts
TRW ADVANCED MICROELECTRONICS IANT ID : OMR-4 MAPER : OMRAPGT206066 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION Hyper-ISOC Idss (0 v=3 volts m Hyper-ISOC GMO (0 vgs=0 m Hyper-ISOC GMS (0 vgs=50 ldss m Hyper-ISOC GMS (0 vgs=50 ldss m Hyper-ISOC GMS (0 rds=28 ldss v Hyper-ISOC Bvgx (1 rd=10 uh Hyper-ISOC n Ideality Factor	TRW ADVANCED MICROBLECTRONICS LABORATORY LOT ID : OWR-4 WAPER : OWR-4FGT206064 STATION : OPERATOR : 78395 TEMP	DEVICE DESCRIPTION HIVET-1SOC 1dss (3 V-3 Volts HIVET-1SOC 6M0 (3 Vgs=0 HIVET-1SOC 6M0 (3 Vgs=0 HIVET-1SOC 0M0 (3 Ids=2%1dss HIVET-1SOC NY (3 Ids=2%1dss HIVET-1SOC NY (4 Id=10uA	TRW ADVANCED MICROELECTRONICS LOT 1D : OWR-4 AMFER : OWR4PGT206063 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-1SOC GAS (0 V=3 Volts m HYPET-1SOC WP (1 Ids-2% Idss V HYPET-1SOC WP (1 Ids-2% Idss V HYPET-1SOC MIGGALITY FACTOR

DATE : 10-AUG-92 LOG DATE : 10-AUG-92 LOG TIME : 15:07:01 WAFLAT : BOTTOM PAGE : 1	
LOG FILE: OWR4PGT206062 PAR FILE: [APTPRG.PAR]OWRPGT.PAR LIM FILE: [APTPRG.LIM]OWRPET COMMENTS: MESPER [0 POST GATE TOP CAUMINGTS: MESPER [0 POST POST CAUMINGTS]	/ TITLE TO
A ADVANCED MICROELECTRONICS LABORATORY 1D : OWR-4 PER : OWR4PGT206062 STATION : 1 RRATOR : 78395	

DATE : 10-AUG-92 LOG DATE : 10-AUG-92 LOG TIME : 15:07:01 WAFLAT : BOTTOM PAGE : 1	MAX MEAN STD DEV-COEF 230.2 222.2 7.1 164.4 162.5 1.7 147.7 146.2 2.1 -1.6 1.7 66.5m -13.5 -13.7 223.5m 1.1 1.1 11.4m
LOG FILE : OWR4PCT206062 PAR FILE : [APTRG.PAR]OWRPGT.PAR LIM FILE : [APTRG.LIM]OWRFET COMMENTS : MESFET @ POST GATE TOP OWR TEG5U MES. FET TEST @ POST GATE(R1 FIELDS)	PASS-LOW HIGH NFTN TERR TOTL LOLIM LOSPEC HISPEC HILLIM MIN 5 0 0 1 6 90.0 120.0 300.0 290.0 214.6 5 0 0 0 1 6 90.0 120.0 300.0 300.0 160.3 5 0 0 0 1 6 90.0 120.0 300.0 300.0 142.8 5 0 0 0 1 6 -3.0 -2.3 -1.3 -1.0 -1.8 5 0 0 0 1 6 -15.0 -15.0 -6.0 -1.0 -1.3 5 0 0 1 6 -15.0 -15.0 -2.3 -1.3 -1.0 -1.3
TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAFER : OWRAFGT206062 STATION : 1 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION UNITS PASS-LOW HIVET-LSOC IGSS (0 V3 Volts mA/mm 5 0 HIVET-LSOC GMO (0 Vgs-0 mS/mm 5 0 HIVET-LSOC GMO (0 Vgs-0 mS/mm 5 0 HIVET-LSOC GMO (0 Vgs-0 ldss mS/mm 5 0 HIVET-LSOC WP (0 IGG-2% Idss Nolts 5 0 HIVET-LSOC BVGx (0 Ig-10uA Volts 5 0 HIVET-LSOC n Ideallity Factor 5 0 HIVET-LSOC n Ideallity Factor 5 0 HIVET-LSOC n Ideallity Factor 5 0 HIVET-LSOC NO 10 10 10 10 10 10 10 1

DATE : 10-AUG-92 LOG DATE : 10-AUG-92	LOG TIME: 15:53:48 WAFLAT: BOTTOM PAGE: 1
LOG FILE : OWR4PGB206068 PAR FILE : [APTPRG.PAR]OWRPGB.PAR	LIM FILE : [APTPRG.LIM]OWRFET COMMENTS : MESPET (@OST GATE BOTTOM OWR TEG5U MES. PET TEST (@ POST GATE(R2 FIELDS)
TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4	WAFER : OWR4PGB206068 STATION : 1 OPERATOR : 78395 TEMP : AMBIENT

DEVICE DESCRIPTION	UNITS	PASS LOW		IIGH NFTN	N TERR	TOTL	LOLIM	LOSPEC	HISPEC	HILIM	MIN	MAX	MEAN	STD DEV COEF	E.
			!				1 2 3	1 1 1 1							
HVFET-ISOC Idss @ V=3 Volts		9	0	0	0 0	9	170.0		290.0	290.0	223.8	261.4	240.2	14.8	
HVFET-ISOC GM0 (d vgs=0		9	0	0	0	9	0.06		300.0	300.0	149.1	155.9	153.1	2.3	
HVFET-ISOC GM50 GVqs=50%Idss		9	0	0	0	9	0.06		300.0	300.0	127.2	134.7	131,5	2.5	
HVFET-ISOC VP (d Ids=2%Idss	Volts	9	0	0	0	9	-3.0	-2.3	-1.3	-1.0	-2.2	-1.8	-2.0	143.0m	
HVFET-ISOC BVgx @ Ig-10uA		9	0	0	0	9	-15.0		0.9-	-1.0	-13.9	-13.1	-13.4	307.3m	
HVFET-ISOC n Ideality Factor		0	0	0	0	0	1.0		5.0	2.0	2.0	1.0	0.0	0.0	

DATE : 10-AUG-92 LOG DATE : 10-AUG-92 LOG TIME : 15:52:40 WAFLAT : BOTTOM PAGE : 1
LOG FILE: OWR4PGB206067 PAR FILE: (APTPRG.PAR)OWRPGB.PAR LIM FILE: (APTPRG.LIM)OWRFET COMMENTS: HESPET (BPOST GATE BOTTOM OWR TEG5U MES. FET TEST (@ POST GATE(R2 FIELDS)
TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAFER : OWR4PGB206067 STATION : 1 OPERATOR : 78395 TEMP : AMBIENT

30EF
STD DEV C 15.7 15.7 1.8 2.1 2.1 332.9m 333.3m 0.0
MEAN. 203.6 161.8 143.6 -13.2
MAX 223.2 164.0 145.5 -12.7
MIN 182.8 159.7 140.4 -13.5
HILLIM 290.0 300.0 -1.0 -1.0
HISPEC 290.0 300.0 300.0 -1.3 -6.0
LOSPEC 170.0 120.0 120.0 -2.3 -15.0
LOLIM 170.0 90.0 90.0 -3.0 -15.0
170TL 6 6 6 6
ER I
ZIOOOOO
HIGH
3 000000
A S S S S S S S S S S S S S S S S S S S
NITS A/mm A/mm A/mm A/mm A/mm Colts
DEVICE DESCRIPTION HVFET-ISOC Idsa (0 V-3 Volts n HVFET-ISOC GM0 (0 Vgs-0 0 n HVFET-ISOC GM50 (040gs-504dss n HVFET-ISOC VP (0 Ids-241dss v HVFET-ISOC BVgx (0 Ig-10uA v

	COEF		COEF 1 2		COEF
10-AUG-92 10-AUG-92 15:51:21 BOTTOM	STD DEV. 10.8 1.3 2.3 97.0m 223.6m 0.0	10-AUG-92 10-AUG-92 15:50:01 BOTTOM 1	STD DEV C 31.9 35.1 894.1m 251.5m 421.6m 0.0	10-AUG-92 10-AUG-92 15:48:38 BOTFOM	STD DEV CO 15.6 1.8 2.5 140.0m 333.2m 0.0
DATE LOG DATE: LOG TIME: WAFLAT: PAGE:	MEAN 0 208.2 2 161.8 8 144.3 5 -1.6 0 0.0	: SATE : FIME : AT ::	MEAN 212.1 142.1 142.9 -1.4 -1.4 0.0		MEAN-231.4 160.2 146.7 -1.8 -13.6
DA' LOY WA'	MAX 7 226.0 8 163.2 5 146.8 8 -1.5 5 -13.1	DATE LOG DA LOG TI WAFLAT PAGE	MAX 248.5 168.6 143.9 -1.1 1.0	DATE LOG DATE LOG TIME WAFLAT PAGE	MAX 251.4 161.8 149.1 -1.6 -13.1
(SCTEL	MIN 198.7 159.8 141.5 141.5 1-13.5	FIELDS)	MIN	FIELDS)	MIN 217.2 157.5 143.8 -2.0 -13.9
M ATE(R2 F	EC. HILLIM 0 299.0 0 300.0 0 300.0 0 1.0 0 2.0	TE(R2 FI	C HILLIA 290.0 300.0 -1.0 -1.0	E(R2 FIE	
PGB.PAR FET TE BOTTO @ POST G	LOSPEC HISPEC 170.0 290.0 120.0 300.0 120.0 300.0 120.0 300.0 120.0 300.0 120.	OWR4PCB206064 [APTPRG.PAR]OWRPGB.PAR [APTPRG.LIM]OWRFET MESPET (BOST GATE BOTTOM J MES. FET TEST (B POST GATE(R2	HISPE 290.0 300.0 300.0 -1.3 -6.0	: OWR4PCB206063 : [APTPRG.PAR]OWRPGB.PAR : [APTPRG.LIM]OWRPET : MESPET (@POST GATE BOTTOM .5U MES. FET TEST @ POST GATE(R2 FII	HISPEC 290.0 300.0 300.0 -1.3 -6.0
LOG FILE : OWR4PGB206066 PAR FILE : [APTPRG.PAR] JOWRCEL.PAR LIM FILE : [APTPRG.LIM] OWREET COMMENTS : MESFET (@POST GATE BOTTOM OWR TEG5U MES. FET TEST (@ POST GATE(R2 FIELDS)	•	06064 ARJOWRPO JMJOWRFP OST GATE	LOSPEC 0 170.0 0 120.0 0 120.0 0 120.0 0 -15.0	5063 KR]OWRPGI IM]OWRFE: SST GATE TEST @ F	LOSPEC 170.0 120.0 120.0 120.1 15.0
	TOTE TOTE 9 9 9	: OWR4PGB2C : (APTPRG.E : (APTPRG.I : MESFET @E 5U MES. FEI	TOTL LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0 0 1.0	WA4PGB206 NPTPRG.DA NPTPRG.LJ SSFET (PPC	TOTL LOLIM: 6 170.0 6 90.0 6 90.0 6 -13.0 6 -15.0
	NPTN TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG FILE : C PAR FILE : [LIM FILE : [COMMENTS : N OWR TEG5U	TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TILE: OWR4F TILE: (APTE TILE: (APTE NTS: MESFE	a i
	N I O O O O O O O O O O O O O O O O O O	LOG PAR LIM COM	HIGH NFTN 0 0 0 0 2 1 2 0 0 0 0 0	LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG	HIGH NFTN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
.: 1	PASS 'LOW 6 6 6 6 6 0	-	PASS LOW 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-г	3 000000
CS LABORATORY STATION :	NITS A/mm IS/mm IS/mm Oolts	STATION :	NITS A/mm S/mm S/mm olts	STATION :	UNITS PASS MAN 6 MS/mm
TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFFER : OWR-4 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HVFET-ISOC Idss (a v-3 volts m HVFET-ISOC GMO (a vgs-0 m)HVFET-ISOC GMO (a dgs-20mldss m HVFET-ISOC VV (a dgs-2mldss w HVFET-ISOC VV (a dgs-2mldss w HVFET-ISOC VV (a dgs-2mldss w HVFET-ISOC N ideality Pactor	TRW ADVANCED MICROELECTRONICS LOT D : OWR+4 OPERATO : OWR4PGB206064 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC Idss (0 v-3 volts m HYPET-ISOC GMO (1 vgs-0 HYPET-ISOC GMO (2 vgs-50%Idss m HYPET-ISOC WP (1 lgs-2%Idss m HYPET-ISOC WP (1 lgs-2%Idss m HYPET-ISOC BVgx (1 lg-10uA HYPET-ISOC DYGx (1 lg-10uA	TRW ADVANCED MICROELECTRONICS LOT ID : OWR 4 WAPER : OWR 4PGB206063 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION

	COEF	5 1 1		COEF	N 0		COEF
10-AUG-92 10-AUG-92 15:44:42 BOTTOM 1		14.4 11.4 2.0 1114.4m 307.3m 0.0	17-AUG-92 14-AUG-92 16:27:49 BOTTOM 1		19.0 2.7 3.1 184.0m 428.1m 14.8m	17-AUG-92 14-AUG-92 16:26:30 BOTTOM 1	STD DEV 13.8 3.6 4.1 131.2m 341.5m 6.5m
된 면 원 	MEAN	212.1 1682.1 150.1 -13.5 0.0		MEAN	263.5 1543.5 131.4 131.4 1-2.1 1.2	DATE : TIME :	MEAN 230.8 161.7 148.2 -1.7 -12.4
DATE LOG DAT LOG TIN WAFLAT PAGE	MAX	230.5 170.0 152.7 1.4 -13.1 1.0	DATE LOG DATE LOG TIME WAFLAT PAGE		287.2 157.6 136.0 -1.9 1.2 1.2	DATE LOG LOG WAFL	MAX 248.6 165.6 153.1 -1.6
ELDS)	MIN	_	FIELDS)	i	22. 1.26.92. 1.26.56. 1.32.44. 1.26.56.	(SEEDS)	MIN 216.5 157.5 144.1 -1.9
E(R2 F1	,	00000		HILIM	290.0 300.0 300.0 -1.0 -1.0 2.0	PAR NITRI NITRIDE(RI PIELDS)	HILLIM 300.00 300.00 11.0
PGB.PAR FET. UTE BOTTOM (@ POST GATE(R2 FIELDS)		200.0 300.0 1-1.3 200.0 2.0	PAR NITRI NITRIDE(R1	HISPEC	290.0 300.0 11.3 16.0 2.0	r. PAR r r NITRI r NITRII	HISPEC 290.0 300.0 300.0 -1.3 -6.0
62 Jowrpgb Jowrfet T GATE EST @ P		170.0 120.0 120.0 120.0 120.0 1.0	8 OWRFNT. OWRFET FIRST STØ1ST	LOSPEC	170.0 120.0 120.0 -120.0 1.0	067 3 OWRFNT 4 OWRFET (@ FIRST FEST@1ST	10SPEC 170.0 120.0 120.0 -2.3 -15.0
: OWR4PGB206062 : [APTPRG.PAR]OWRPGB.PAR : [APTPRG.LIM]OWRPET : MESPET @POST GATE BOTTOM :SU MES. PET TEST @ POST GATE		6 170.0 6 90.0 6 -3.0 6 -15.0 0 1.0	OWR4FNT206068 (APTPRG PAR)OWRFNT.PAR (APTPRG.LIM)OWRFET .5U MESPET @ FIRST NITH HES. PET TEST@IST NITH		6 170.0 6 170.0 6 90.0 6 -15.0 6 1.0	OWR4FNT206067 [APTPRG_PAR]OWRFUT.PAR [APTPRG_LIM]OWRFET .5U MESPET @ PIRST NITR 5U MES. FET TEST@IST NITR	TOTL LOLIM 6 170.0 6 90.0 6 90.0 6 -3.0 6 -15.0
LE : OW LE : [A LE : [A LE : A LS : ME G5U M	TERR TO	•		70 TO	00000	,	TERR TO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG-	HIGH NFTN	000000	LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG	GH NFTN	.000000	LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG	HIGH NFTN
	PASS TOW			MO	 000 H00		31
TORY	PASS		ory : 1	PASS	\psi	ATORY ON : 1	S
STATION	UNITS		S LABORATORY STATION :		mA/mm mS/mm mS/mm Volts Volts	CTRONICS LABORATORY 567 STATION ;	mA/mm mS/mm s mS/mm s Volts Volts
TRW ADVANCED MICROELECTRONICS LABORATORY LOT 1D : OWR-4 WARER : OWR4PGB206062 STATION : OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION	Idas (0 v-3 Volt. CMO (0 Vgs-0 GMSO (0 Vgs-0 OWD (0 Ids-2% Id BVgx (0 Ig=10uA n Ideality Fact	TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFER : OWR4FWT206068 OPERATOR : 78395 TEMP : AMBIENT	PTION	HYPET-ISOC 1688 (0 V=3 Volts HYPET-ISOC GNO (0 Vg=0 HYPET-ISOC GNO (0 Vg=50 Ridss HYPET-ISOC VP (0 Ids=78 Idss HYPET-ISOC BVgx (0 Ig=10uA HYPET-ISOC n Ideality Factor	TRW ADVANCED MICROELECTRONI LOT ID : OWR 4 WAFER : OWR4FNT206067 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC Idss (0 V-3 Volts I HYPET-ISOC GMO (0 Vgs-0) HYPET-ISOC GMO (0 Idss-24 Idss I HYPET-ISOC VP (0 Idss-24 Idss I HYPET-ISOC VP (0 Idss-24 Idss I HYPET-ISOC MICEALITY Factor

	COEF		GG 1		COEF
17-AUG-92 14-AUG-92 16:25:04 BOTTOM 1	2.7 2.7 3.6 128.9m 428.1m 8.5m	17-AUG-92 14-AUG-92 16:23:43 BOTTOM 1	STD DEV 18.5 18.5 2.4 155.7m 307.7m 13.6m	17-AUG-92 14-AUG-92 16:22:21 BOTTOM 1	STD DEV C 16.9 4.9 6.1 172.8m 428.1m 6.4m
	MEAN 232.3 161.1 149.2 -1.7 -12.9	: SATE : AT :	MEAN 226.6 160.8 144.4 1-1.7 1.2		MEAN - 255.8 158.2 149.2 -1.9 -12.0
DATE LOG DATE LOG TIME WAFLAT PAGE	MAX 253.5 163.7 152.8 -1.5 1.2	DATE LOG 1 LOG WAFL!	MAX 256.0 165.0 147.3 1.5 1.5 1.2	DATE LOG DATE LOG TIME WAFLAT PAGE	MAX 275.9 164.1 156.2 -1.7 -11.4
FIELDS)	MIN 209.7 157.1 143.0 -13.5 1.2	FIELDS)	MIN 202.5 1262.5 140.8 1.35 1.25 1.25	PIELDS)	MIN 231.1 152.3 142.2 -2.1 -12.7
DE(R1 FI	C-HILIM 290.0 300.0 -1.0 -1.0	PAR NITRI NITRIDE(R1 F	HILLIM 2300.0 300.0 300.0 -1.0 -2.0		HILLIM 290.0 300.0 300.0 -1.0 -1.0
T.PAR T T NITRI T NITRIDE(R1	EC HISPEC 290.0 300.0 300.0 3 -1.3 -1.3 -6.0 0 2.0 0 0.0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0	NT.PAR ET ST NITRI ST NITRI	LC HISPEC 230.0 300.0 300.0 11.3 11.3 11.3 11.3 11.	T.PAR T T NITRI T NITRIDE(R1	C HISPEC 290.0 300.0 310.0 -1.3 -6.0 2.0
6066 AR]OWRFN IM]OWRFE T @ FIRS TEST@1S	10SP 170. 120. 120. -2. -15.)6064 PAR]OWRFI IM]OWRFI ST @ FIR: r TEST@1:	LOSP 170. 120. 120. 120. 15.	6063 AR]OWRFN IM]OWRFE I @ FIRS TEST@15	M LOSPEC 170.0 0 120.0 0 120.0 120.0 120.0 15.0
OWR4FNT206066 [APTPRG_PAR]OWRFNT.PAR : [APTPRG_LIM]OWRFET : 5U MESFET @ FIRST NITR: 5U MES. FET TEST@IST NITR:	TOTL LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0 6 1.0	OWE4FNT206064 [APTPRG.PAR]OWRFNT.PAR [APTPRG.LIM]OWRFET [S. 20 MESFPT (@ FIRST NITR) 5U MES. FET TEST@LST NITR	1001L LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0 6 1.0	: OWR4FNT206063 : [APUPRG.PAR]OWRFNT.PAR : [APUPRG.LIM]OWRFT : JO MESFET (# FIRST NITR) 5U MES. FET TEST@1ST NITR]	TOTL LOLIM 6 170.0 6 90.0 6 90.0 6 -13.0 6 1.0
LOG FILE : 0 PAR FILE : [LIM FILE : [COMMENTS : . OWR TEG5U	TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG FILE: C PAR FILE: [LIM FILE: [COMMENTS:	TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG FILE : O'PAR FILE : [. LIM FILE : [. COMMENTS : . OWR TEG5U	TERR 1 0 0 0 0
LOG PAR LIM COMR	HET OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	LOG PAR LIM COM	HIGH NFTM	LOG PAR LIM COMM	HIGH NFTN
-	SS 100 0 0 0 0 0 0 0 0 0 0 0 0	н	MO1 SS	-	30 C
: LABORATORY STATION :	UNITS PASS mAA/mm mAA/mm mSA/mm mSA/mm mSA/mm volts Volts	RONICS LABORATORY	UNITS PA.	LABORATORY STATION :	UNITS PASS na/mm 6 ms/mm 6 Volts 6 Volts 6 Volts
TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAPER : OWR4FWIZ06066 STATION : OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYFET-ISOC Idss (3 V=3 Volts I HYFET-ISOC GMO (3 Vg=0 HYFET-ISOC GMO (3 Vg=0 HYFET-ISOC VP (3 Ids=244dss HYFET-ISOC VP (3 Ids=144dss HYFET-ISOC NIdeallty Factor	TRW ADVANCED MICROELECTRONIC: LOT ID : OWR-4 WAFFER : OWR4FNT206064 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC Idas (0 Vg*-0) HYPET-ISOC GM0 (0 Vg*-0) HYPET-ISOC GM0 (0 Vg*-50* Idas) HYPET-ISOC DV0 (1 G*-2* Idas) HYPET-ISOC DV0 (1 G*-1* Idas) HYPET-ISOC DV0 (1 G*-1* Idas)	TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFER : OWR4FNT206063 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HVEFT-ISOC Idss (0 V-3 Volts HVFFT-ISOC GM5 (0 Vgs-0 HVFFT-ISOC GM5 (0 Vgs-0 HVFFT-ISOC WP (0 Ids-2%Idss HVFFT-ISOC BVgx (0 Igs-10uA HVFFT-ISOC n Ideality Factor


	COEF		COEF		COEF
17-AUG-92 14-AUG-92 16:20:16 BOTTOM	STD DEV 7.5 7.5 2.3 2.3 68.4m 182.5m 13.4m	17-AUG-92 14-AUG-92 16:50:13 BOITOM	STD DEV 14.2 2.8 2.6 141.5m 365.0m	17-AUG-92 114-AUG-92 16:49:07 BOTTOM	STD DEV C 15.4 2.5 2.4 130.3m 494.3m
DATE : 1 LOG DATE : 1 LOG TIME : 1 MAFLAT : E PAGE :	MEAN 240.6 162.9 149.1 -1.3 1.2) PATE : TIME : AT :	MEAN 259.4 157.3 134.7 -2.1 -12.7	DATE : 1 LOG DATE : 1. LOG TIME : 1 WAFLAT : B	MEAN 224.2 163.8 149.1 -1.7
DATE LOG LOG WAFI PAGE	MAX 248.9 165.8 151.5 -12.7 -1.2	DATE LOG LOG WAFL	MAX 279.4 161.4 137.5 12.9 12.0 12.0 1.0	DATE LOG . LOG . WAFL. PAGE	MAX 243.5 167.0 151.2 -1.5
ELDS)	MIN 232.9 159.7 145.6 -1.9 -12.7	(SCTIBI	MIN 243.7 152.8 130.2 -2.3 -13.1 2.0	PIELDS)	MIN 204.2 160.9 145.4 -13.1
PAR NITRI NITRIDE(R1 FIELDS	290.0 290.0 300.0 300.0 -1.0 -1.0	PAR NITRI NITRIDE(R2 FIELDS)	C HILLIM 300.0 300.0 -1.0 -1.0 2.0	E(R2 FII	HILIM 290.0 300.0 300.0 -1.0
.PAR NITRI NITRI	HISPEC 290.0 300.0 -1.3 -6.0	3. PAR P NITRI	HISPEC 290.0 300.0 300.0 -1.3 -6.0 2.0	. PAR NITRI NITRIDE(R2	HISPEC 290.0 300.0 300.0 -1.3 -6.0 2.0
62 Jowrfut Jowrfet G First Estæist	LOSPEC 170.0 120.0 120.0 -2.3 -15.0	1068 10wrfni 10wrfei 10 Firsi 16 Firsi	LOSPEC 170.0 120.0 120.0 -2.3 -15.0 1.0	67 JOWRFNB JOWRFET ESTQLST	IOSPEC- 170.0 120.0 120.0 -2.3 -15.0
E: OWR4FNT206062 E: (APTPRG.PAR)OWRFNT.F E: (APTPRG.LIM)OWRFET S: .5U MESFET (@ FIRST N	TOTL LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0 6 1.0	OWR4FNB206068 (APTPRG.PAR]OWRFEB. (APTPRG.LIM]OWRFET · .5U MESFET (@ FIRST NITR)	TOTL LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0 0 1.0	: OWR4FWB206067 : (APTRG.PAR)OWRFWB.PAR : (APTRG.LLM)OWRFET : .5U MESFET @ FIRST NITR. 5U MES. FET TEST@IST NITR.	TOTL LOLIM 6 170.0 6 90.0 6 -3.0 6 -15.0
LOG FILE : PAR FILE : LIM FILE : COMMENTS : OWR TEG5U	NFTN TERR 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0	LOG FILE : PAR FILE : COMMENTS : OWR TEG-, SI	NFTN TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG FILE: C PAR FILE: (LIM FILE: (COMMENTS: .	PFTN TERR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
12100	H I 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		HIGO 00 00 00 00 00 00	14100	HIGH
ЮRY 4 : 1	PASS LOW	TORY N : 1	PASS LOW	ову . 1	PASS LOW
S LABORATORY STATION :	UNITS mA/mm mS/mm mS/mm nS/mm volts	CS LABORATORY STATION :	UNITS mA/mm mS/mm s mS/mm y Volts	S LABORAT STATION	UNITS mA/mm mS/mm mS/mm Yolts
TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFER : OWR4FNT206062 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HVFET-ISOC GAS (0 v-3 Volts HVFET-ISOC GMO (0 vgs-50% Idss HVFET-ISOC GMO (0 vgs-50% Idss HVFET-ISOC WP (0 Ids-2% Idss HVFET-ISOC BVGX (0 Igs-10 uA HVFET-ISOC DVGX (0 Igs-10 uA	TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFER : OWR4FNB206068 OPERATOR : 76395 TEMP : AMBIENT	DEVICE DESCRIPTION. HVEFT-ISOC GAS (0 V=3 Volts m HVFET-ISOC GAS (0 Vgs-50% Ids m HVFET-ISOC CAS (0 Vgs-50% Ids v HVFET-ISOC BV (0 Ids-2% Ids v HVFET-ISOC BV (0 Ids-10 v HVFET-ISOC BV (0 Ids-10 v HVFET-ISOC BV (0 Ids-11 v Factor Ideality Factor V HVFET-ISOC Ideality Factor	TRW ADVANCED MICROELECTRONICS LABORATORY LOT ID : OWR-4 WAPER : OWRYFNB206067 STATION : OPERATOR : AMBIENT	DEVICE DESCRIPTION HVFET-ISOC Idss (0 V=3 Volts m HVFET-ISOC GMO (0 Vgs-0 m HVFET-ISOC GMO (0 Ids-2% Idss m HVFET-ISOC VP (0 Ids-2% Idss w HVFET-ISOC VP (0 Ids-2% Idss w HVFET-ISOC BVgx (0 Ig-10uA VHVFET-ISOC n Ideallity Factor

DATE : 17-AUG-92 LOG DATE : 14-AUG-92 LOG TIME : 16:49:07 WAFLAT : BOTTOM PAGE : 1	MAX MEAN STD DEV COEF 243:5 224.2 15.4 167.0 163:8 2.5 151.2 149:1 2.4 -1.5 -1.7 130.3m -1.8 -12.4 494.3m 1.0 0.0 0.0
LOG FILE: OWR4FNB206067 PAR FILE: (APTPNG.PAR)OWRFNB.PAR LIM FILE: (APTPNG.LIM)OWRFET COMMENTS: .5U MESFET (@ FIRST NITRI OWR TEG5U MES. FET TESTQUST NITRIDE(R2 FIELDS)	HIGH NFTN TERR TOTL LOLIM LOSPEC HISPEC HILLIM MIN 0 0 0 6 170.0 170.0 290.0 290.0 204.2 0 0 0 6 90.0 120.0 300.0 300.0 160.9 0 0 0 6 90.0 120.0 300.0 300.0 145.4 0 0 0 6 -15.0 -15.0 -1.0 -1.0 1.0 1.0 2.0 2.0 13.0
7 ADVANCED MICROELECTRONICS LABORATORY 1 ID : OMR-4 1 ER : OWR 4FNB206067 STATION : 1 1 RATOR : 78395 IP : AMBIENT	TCE DESCRIPTION


	- COBF		COEF		COF		COEF
17-AUG-92 14-AUG-92 16:47:50 BOTTOM 1	STD DEV CC 10.6 1.8 2.4 100.1m 307.3m 0.0	17-AUG-92 14-AUG-92 16:46:29 BOTTOM 1	STD DEV C 27.1 38.2 1.9 246.9m 542.5m 0.0	17-AUG-92 14-AUG-92 16:45:12 BOTTOM	STD DEV 15.3 2.5 2.7 136.1m 428.1m	17-AUG-92 14-AUG-92 16:43:47 BOTTOM 1	STD DEV C 13.9 2.0 2.0 2.6 110.8m 494.3m
	MEAN 229.3 163.1 149.4 -1.7 -12.6	: DATE : FIME :	MEAN 227.5 141.6 148.0 -13.4	: DATE : TIME : AT :	MEAN 249.7 159.9 149.8 -1.9	: DATE : FIME :	MEAN 232.5 166.4 151.2 -1.7
DATE LOG DATE LOG TIME WAFLAT PAGE	MAX 246.7 166.1 151.7 -1.6 -12.2	DATE LOG 1 LOG WAFL	MAX 258.2 171.1 149.8 -1.1 1.0	DATE LOG 1 LOG WAFL	MAX 269.0 162.2 152.5 11.7	DATE LOG 1 LOG 1 WAFL	MAX 249.4 169.3 154.7 -11.6
FIELDS)	MIN 220.8 161.3 146.4 -1.9 -13.1	FIELDS)	MIN 194.3 90.9 145.6 -1.7	FIELDS)	MIN 236.0 156.6 146.6 -12.7	FIELDS)	MIN 211.9 164.0 147.8 -13.1
23	HILLIM 290.0 300.0 -1.0 -1.0		HILLIM 290.0 300.0 300.0 -1.0	.PAR NITRI NITRIDE(R2 F	2300.00 300.00 300.00 1.00 2.00	E(R2 FI	HILLIM 290.0 300.0 300.0 -1.0 -1.0
.PAR NITRI NITRIDE(RZ	HISPEC 290.0 300.0 -1.3 -6.0	3.PAR F T NITRI F NITRIDE(R2	C HISPEC 290.0 300.0 300.0 -1.3 -6.0	UB. PAR ST NITRI ST NITRI	D 290.0 290.0 300.0 300.0 1.3 -1.3 -2.0	B.PAR I NITRI I NITRIDE(R2	HISPEC 290.0 300.0 300.0 -1.3 -6.0
66]OWRFNB.]OWRFET @ FIRST EST@1ST	LOSPEC 170.0 120.0 120.0 -2.3 -15.0	064 R]OWRFNI M]OWRFE (@ FIRST	LOSPEC 170.0 120.0 120.0 -2.3 -2.3	6063 AR]OWRFN IM]OWRFE T @ FIRE TESTØIS	IDSPEC 0 170.0 0 120.0 0 120.0 1-2.3 0 -15.0	062 R]OWRFNI M]OWRFE (@ FIRST TEST@1ST	LOSPEC 170.0 120.0 120.0 -15.3 -15.0
OWR4FNB206066 {APTPRG.PAR]OWRFNB.PAR {APTPRG.LIM]OWRFET .SU MESFET (@ FIRTR.IUTR.IUTR.IUTR.IUTR.IUTR.IUTR.IUTR.	FL LOLIM 6 170.0 6 90.0 6 90.0 6 -15.0 0 1.0	OWR4FNB206064 [APTPRG.IM]OWRFNB.PAR [APTPRG.LIM]OWRFNBSU MESFET (@ FIRST NITR: iu MES. FET TEST@1ST NITR	TOTL LOLIN 6 170.0 6 90.0 6 90.0 6 -3.0 0 1.0	OWRAFNB206063 (APTPRG.PAR)OWRETE (APTPRG.LIM)OWREET .5U MESPET (@ FIRST N	TOTL LOLIM 6 170.0 6 90.0 6 90.0 6 -3.0 6 -15.0	OWR4FNB206062 (APTPRG.PARJOWRFUB.PAR (APTPRG.LIM]OWRFET : .5U MESFET @ FIRST NITR.	TOTL LOLIM 6 170.0 6 90.0 6 90.0 6 -3.0 6 -15.0
	TERR TOTIL 0 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		TERR 0 0 0 0 0	LOG FILE : O PAR FILE : [LIM FILE : [COMMENTS : . OWR TEG5U	TERR 0 0 0 0		TERR 0 0 0 0
LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG-	CH NFTTN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG	HIGH NFTN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	LOG PAR LIM COMM	HIGH NFTK	LOG FILE PAR FILE LIM FILE COMMENTS OWR TEG-	HIGH NFTP
	HI O O O O O	1	N 1 24 4 E B B B B B B B B B B B B B B B B B	н	3 1 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	n	H 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ATORY ON : 1	8 1 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	ORY :	PAS	LABORATORY STATION :	P P	ORY:	PAS
S LABORATORY STATION :	UNITS mA/mm mS/mm wS/mm volts		UNITS mA/mm mS/mm s mS/mm s Volts Volts		UNITS mA/mm sma/mm ss mS/mm ss Volts volts		UNITS MA/mm mS/mm s mS/mm s Volts Yolts
TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAFER : OWR4FNB206066 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC Idss (0 V=3 Volts HYPET-ISOC GMO (3 Vgs-0) HYPET-ISOC GMO (4 Vgs-508 Idss HYPET-ISOC BVG (6 Igs-10uh HYPET-ISOC BVG (6 Igs-10uh HYPET-ISOC DVG (7 Igs-10uh HYPET-ISOC DVG (1 Igs-10uh HYPET-ISOC N Ideality Factor	TRW ADVANCED MICROELECTRONICS LOT ID : OWR-4 WAPER : OWR-4 OPERATOR : 78395 'TEMP : AMBIENT	DEVICE DESCRIPTION HVFET-ISOC Idss (0 V=3 Volts m HVFET-ISOC GMO (0 Vgs=0 n HVFET-ISOC GMO (0 Vgs=0 n HVFET-ISOC CMO (0 Vgs=0 n HVFET-ISOC ND (0 Ids=2%Idss N HVFET-ISOC DNGx (0 Ids=2%Idss N HVFET-ISOC DNGx (0 Id=104A)	TRW ADVANCED MICROELECTRONICS LOT ID : OWR44 WAPER : OWR4FWB206063 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC Idss @ V=3 Volts HYPET-ISOC GMO @ Vg=0 HYPET-ISOC GMO @ Vg=0 HYPET-ISOC WPO @ Ids-21Idss HYPET-ISOC WPO @ Ids-10UA HYPET-ISOC DWOX @ Ids-10UA HYPET-ISOC DWOX @ Ids-10UA	TRW ADVANCED MICROBLECTRONICS LOT ID : OWR-4 WAFER : OWR4FNB206062 OPERATOR : 78395 TEMP : AMBIENT	DEVICE DESCRIPTION HYPET-ISOC GMO (8 vgs-0) HYPET-ISOC GMO (8 vgs-0) HYPET-ISOC GMO (8 vgs-0) HYPET-ISOC WPO (8 ids-2% idss vgs-1) HYPET-ISOC WPO (8 ids-1) HYPET-ISOC WPO (8 ids-1)


APPENDIX B

Drawings for On-Wafer Lifetest Fixture



MATERIAL: STAINLESS STEEL





Rome Laboratory

Customer Satisfaction Survey

RL-TR
Please complete this survey, and mail to RL/IMPS, 26 Electronic Pky, Griffiss AFB NY 13441-4514. Your assessment and feedback regarding this technical report will allow Rome Laboratory to have a vehicle to continuously improve our methods of research, publication, and customer satisfaction. Your assistance is greatly appreciated. Thank You
Organization Name:(Optional)
Organization POC:(Optional)
Address:
1. On a scale of 1 to 5 how would you rate the technology developed under this research?
5-Extremely Useful 1-Not Useful/Wasteful
Rating
Please use the space below to comment on your rating. Please suggest improvements. Use the back of this sheet if necessary.
2. Do any specific areas of the report stand out as exceptional?
YesNo
If yes, please identify the area(s), and comment on what aspects make them "stand out."

3.	Do	any	specific	areas	of	the	report	stand	out	as	inferior?
----	----	-----	----------	-------	----	-----	--------	-------	-----	----	-----------

Yes___No___

4. Please utilize the space below to comment on any other aspects of the report. Comments on both technical content and reporting format are desired.